THU-DSP-LAB / ventus-gpgpu-verilogLinks
GPGPU supporting RISCV-V, developed with verilog HDL
☆102Updated 4 months ago
Alternatives and similar repositories for ventus-gpgpu-verilog
Users that are interested in ventus-gpgpu-verilog are comparing it to the libraries listed below
Sorting:
- ☆163Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆42Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆86Updated last month
- ☆39Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- IC implementation of TPU☆124Updated 5 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- Collect some IC textbooks for learning.☆146Updated 2 years ago
- ☆112Updated 4 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆47Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- ☆51Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- ☆34Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆211Updated last week