GPGPU supporting RISCV-V, developed with verilog HDL
☆172Feb 24, 2025Updated last year
Alternatives and similar repositories for ventus-gpgpu-verilog
Users that are interested in ventus-gpgpu-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆959Updated this week
- documentation for ventus gpgpu☆23Aug 11, 2026Updated 2 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆56Updated this week
- ☆2,326Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Oct 10, 2026Updated last week
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- ☆27Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,517Updated this week
- OpenXuantie - OpenC910 Core☆1,480Jun 28, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆362Oct 10, 2026Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆123May 11, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆123Updated this week
- ☆22Oct 29, 2025Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆205Apr 15, 2026Updated 6 months ago
- ☆15Jul 16, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated last month
- Open, Modular, Deep Learning Accelerator☆368Apr 10, 2024Updated 2 years ago
- ☆33Mar 19, 2026Updated 6 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Simple AMBA VIP, Include axi/ahb/apb☆36Jul 4, 2024Updated 2 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,396Nov 22, 2024Updated last year