THU-DSP-LAB / ventus-gpgpu-verilogLinks
GPGPU supporting RISCV-V, developed with verilog HDL
☆118Updated 8 months ago
Alternatives and similar repositories for ventus-gpgpu-verilog
Users that are interested in ventus-gpgpu-verilog are comparing it to the libraries listed below
Sorting:
- ☆199Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- ☆56Updated 6 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Pure digital components of a UCIe controller☆74Updated 3 weeks ago
- ☆44Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- ☆78Updated 11 years ago
- ☆37Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆65Updated 3 years ago
- IC implementation of TPU☆135Updated 5 years ago
- ☆42Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆192Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆88Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month