THU-DSP-LAB / ventus-gpgpu-verilogLinks
GPGPU supporting RISCV-V, developed with verilog HDL
☆101Updated 3 months ago
Alternatives and similar repositories for ventus-gpgpu-verilog
Users that are interested in ventus-gpgpu-verilog are comparing it to the libraries listed below
Sorting:
- ☆159Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆42Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆49Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆33Updated 6 years ago
- ☆65Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆39Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆86Updated last month
- IC implementation of TPU☆125Updated 5 years ago
- ☆86Updated this week
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- ☆47Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- ☆64Updated 2 years ago
- ☆111Updated 4 years ago
- Pure digital components of a UCIe controller☆63Updated this week