THU-DSP-LAB / ventus-gpgpu-verilogView external linksLinks
GPGPU supporting RISCV-V, developed with verilog HDL
☆141Feb 24, 2025Updated 11 months ago
Alternatives and similar repositories for ventus-gpgpu-verilog
Users that are interested in ventus-gpgpu-verilog are comparing it to the libraries listed below
Sorting:
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- documentation for ventus gpgpu☆20Mar 25, 2025Updated 10 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Dec 24, 2025Updated last month
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated last month
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- ☆21Dec 19, 2025Updated last month
- Open-source non-blocking L2 cache☆52Updated this week
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Dec 20, 2025Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆21Mar 25, 2025Updated 10 months ago
- ☆14May 15, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- ☆1,897Updated this week
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆27Apr 24, 2025Updated 9 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated last month
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Jul 14, 2021Updated 4 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- ☆63Apr 22, 2025Updated 9 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- ☆34Nov 24, 2025Updated 2 months ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- ☆220Jun 25, 2025Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago