THU-DSP-LAB / ventus-gpgpu-cpp-simulator
Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
☆19Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for ventus-gpgpu-cpp-simulator
- Ventus GPGPU ISA Simulator Based on Spike☆37Updated 3 weeks ago
- ☆22Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ☆37Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- ☆22Updated 5 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- ☆25Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆17Updated 9 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- MIAOW2.0 FPGA implementable design☆11Updated 7 years ago
- documentation for ventus gpgpu☆15Updated 9 months ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- ☆33Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago