Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
☆32Dec 24, 2025Updated 2 months ago
Alternatives and similar repositories for ventus-gpgpu-cpp-simulator
Users that are interested in ventus-gpgpu-cpp-simulator are comparing it to the libraries listed below
Sorting:
- documentation for ventus gpgpu☆20Mar 25, 2025Updated 11 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Dec 20, 2025Updated 2 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- ☆12Sep 18, 2024Updated last year
- Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching☆16Nov 16, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆17May 9, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆142Feb 24, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated this week
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆63Apr 22, 2025Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- ☆43Mar 31, 2025Updated 11 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- some knowleage about SystemC/TLM etc.☆28Jun 8, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆64Dec 4, 2022Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 7 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated 2 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆13May 5, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago