Ventus GPGPU ISA Simulator Based on Spike
☆48Dec 28, 2025Updated 2 months ago
Alternatives and similar repositories for ventus-gpgpu-isa-simulator
Users that are interested in ventus-gpgpu-isa-simulator are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- documentation for ventus gpgpu☆20Mar 25, 2025Updated 11 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Dec 20, 2025Updated 2 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆142Feb 24, 2025Updated last year
- ☆30Mar 13, 2025Updated 11 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆36Apr 20, 2021Updated 4 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 3 weeks ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- ☆48Aug 23, 2023Updated 2 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated 2 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆125Aug 27, 2024Updated last year
- ☆214Feb 6, 2026Updated last month