SJTU-ACA-Lab / blue-porcelainLinks
☆145Updated last year
Alternatives and similar repositories for blue-porcelain
Users that are interested in blue-porcelain are comparing it to the libraries listed below
Sorting:
- CSV spreadsheets and other material for AI accelerator survey papers☆179Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆116Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆96Updated 5 months ago
- ☆189Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆150Updated 8 months ago
- ☆72Updated 8 months ago
- OSDI 2023 Welder, deeplearning compiler☆26Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 2 weeks ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- ☆72Updated last year
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆64Updated 3 weeks ago
- ☆58Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆56Updated last week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 4 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- ☆46Updated 5 years ago
- CUDA PTX-ISA Document 中文翻译版☆45Updated 2 weeks ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆111Updated last year
- ☆48Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆281Updated last year
- ☆130Updated last week
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 6 months ago
- ☆33Updated 2 years ago
- Assembler and Decompiler for NVIDIA (Maxwell Pascal Volta Turing Ampere) GPUs.☆85Updated 2 years ago