FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆124May 11, 2023Updated 3 years ago
Alternatives and similar repositories for Open-GPGPU-FlexGrip-
Users that are interested in Open-GPGPU-FlexGrip- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 5 months ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 9 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,431Aug 18, 2025Updated last year
- SPIR-V fragment shader GPU core based on RISC-V☆48May 26, 2021Updated 5 years ago
- ☆244Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Updated this week
- Vortex Graphics☆101Oct 2, 2024Updated 2 years ago
- ☆2,359Updated this week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,401Nov 22, 2024Updated last year
- Open source GPU extension for RISC-V☆75Apr 6, 2021Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆70Dec 18, 2024Updated last year
- GPGPU microprocessor architecture☆2,231Nov 8, 2024Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Updated this week
- ☆144May 23, 2024Updated 2 years ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- ☆21Jan 13, 2026Updated 9 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- ☆267Apr 8, 2024Updated 2 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆172Feb 24, 2025Updated last year
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆103Oct 3, 2020Updated 6 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆583Jan 5, 2019Updated 7 years ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- An open platform for exploring scale-up network systems.☆23Mar 16, 2026Updated 7 months ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago