Jerc007 / Open-GPGPU-FlexGrip-Links
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆108Updated 2 years ago
Alternatives and similar repositories for Open-GPGPU-FlexGrip-
Users that are interested in Open-GPGPU-FlexGrip- are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆182Updated 3 weeks ago
- ☆72Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆53Updated 6 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- RISC-V Matrix Specification☆22Updated 8 months ago
- Learn systemC with examples☆119Updated 2 years ago
- PCI Express controller model☆63Updated 2 years ago
- ☆47Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RiVEC Bencmark Suite☆120Updated 8 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Public release☆57Updated 5 years ago