Jerc007 / Open-GPGPU-FlexGrip-Links
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆101Updated 2 years ago
Alternatives and similar repositories for Open-GPGPU-FlexGrip-
Users that are interested in Open-GPGPU-FlexGrip- are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆61Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆45Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Pure digital components of a UCIe controller☆63Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆35Updated 10 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- ☆49Updated 6 years ago