Jerc007 / Open-GPGPU-FlexGrip-
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆85Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Open-GPGPU-FlexGrip-
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- ☆37Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- ☆143Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- RISC-V Matrix Specification☆15Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- ☆75Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- Vector Acceleration IP core for RISC-V*☆150Updated this week
- ☆42Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆23Updated 7 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- PCI Express controller model☆45Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month