Jerc007 / Open-GPGPU-FlexGrip-Links
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆109Updated 2 years ago
Alternatives and similar repositories for Open-GPGPU-FlexGrip-
Users that are interested in Open-GPGPU-FlexGrip- are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆80Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- ☆192Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Pure digital components of a UCIe controller☆73Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- ☆56Updated 6 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Learn systemC with examples☆123Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- RiVEC Bencmark Suite☆123Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- PCI Express controller model☆68Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆51Updated 6 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆61Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago