Jerc007 / Open-GPGPU-FlexGrip-Links
FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
☆113Updated 2 years ago
Alternatives and similar repositories for Open-GPGPU-FlexGrip-
Users that are interested in Open-GPGPU-FlexGrip- are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- ☆201Updated last month
- ☆88Updated last week
- An open-source UCIe controller implementation☆76Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- ☆57Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆57Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆125Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆158Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆126Updated 9 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- Learn systemC with examples☆125Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated this week
- For CPU experiment☆14Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- RiVEC Bencmark Suite☆124Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago