THU-DSP-LAB / llvm-projectLinks
LLVM OpenCL C compiler suite for ventus GPGPU
☆48Updated this week
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- ☆69Updated 8 months ago
- ☆100Updated this week
- ☆145Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 6 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- ☆35Updated 11 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- RiVEC Bencmark Suite☆117Updated 6 months ago
- ☆91Updated last year
- Benchmark Framework for Buddy Projects☆54Updated 3 weeks ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- A highly-flexible GPU simulator for AMD GPUs.☆159Updated last week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆63Updated 10 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated this week
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆33Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆126Updated 4 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- OSDI 2023 Welder, deeplearning compiler☆20Updated last year
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆61Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 6 months ago