THU-DSP-LAB / llvm-projectLinks
LLVM OpenCL C compiler suite for ventus GPGPU
☆51Updated this week
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated last week
- ☆145Updated last year
- Benchmark Framework for Buddy Projects☆55Updated 3 weeks ago
- ☆70Updated 9 months ago
- ☆103Updated this week
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆21Updated 7 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 7 months ago
- IREE plugin repository for the AMD AIE accelerator☆100Updated this week
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated 3 weeks ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆71Updated this week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆87Updated this week
- An MLIR-based toy DL compiler for TVM Relay.☆58Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated 3 weeks ago
- A highly-flexible GPU simulator for AMD GPUs.☆173Updated last week
- gem5 FS模式实验手册☆43Updated 2 years ago
- RiVEC Bencmark Suite☆118Updated 8 months ago
- ☆37Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆62Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆37Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆135Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- PTX-EMU is a simple emulator for CUDA program.☆34Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆114Updated 2 years ago