LLVM OpenCL C compiler suite for ventus GPGPU
☆58Dec 20, 2025Updated 2 months ago
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below
Sorting:
- Ventus GPGPU ISA Simulator Based on Spike☆48Dec 28, 2025Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- NVidia sass disassembler/inline patcher☆43Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆55Nov 23, 2025Updated 3 months ago
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆695Updated this week
- Example of RISC-V Vector programming☆27Sep 4, 2025Updated 6 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- ☆12Sep 18, 2024Updated last year
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- ☆11Dec 23, 2025Updated 2 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆63Apr 22, 2025Updated 10 months ago
- Toy RISC-V LLVM backend☆30Aug 15, 2022Updated 3 years ago
- The repository targets the OpenCL gemm function performance optimization. It compares several libraries clBLAS, clBLAST, MIOpenGemm, Inte…☆17Mar 28, 2019Updated 6 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- ☆24Jun 12, 2023Updated 2 years ago
- Benchmark Framework for Buddy Projects☆55Oct 31, 2025Updated 4 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- ☆14Mar 4, 2015Updated 11 years ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆271Dec 28, 2021Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- ☆18Jul 26, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- MLIR dialect for libgccjit☆22Dec 3, 2024Updated last year
- The TT-Forge ONNX is a graph compiler designed to optimize and transform computational graphs for deep learning models, enhancing their p…☆54Updated this week
- RISC-V emulator for high-performance fuzzing with AOT instead of JIT compilation 🦑☆23Jun 20, 2025Updated 8 months ago
- Lab 5 project of MIT-6.5940, deploying LLaMA2-7B-chat on one's laptop with TinyChatEngine.☆18Dec 1, 2023Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆89Aug 12, 2025Updated 6 months ago