LLVM OpenCL C compiler suite for ventus GPGPU
☆64Oct 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for llvm-project
Users that are interested in llvm-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ventus GPGPU ISA Simulator Based on Spike☆56Oct 13, 2026Updated 3 weeks ago
- documentation for ventus gpgpu☆23Aug 11, 2026Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆172Feb 24, 2025Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆772Updated this week
- Benchmark Framework for Buddy Projects☆56Oct 31, 2025Updated last year
- ACPO: Python ML training/inference framework for LLVM optimizations☆15Jul 2, 2025Updated last year
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆34Mar 19, 2026Updated 7 months ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- 给llvm17.0.6添加一个新后端Cpu0☆12Apr 22, 2024Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- MLIR dialect for libgccjit☆24Dec 3, 2024Updated last year
- ☆15Oct 2, 2023Updated 3 years ago
- RISC-V Summit China 2023☆40Sep 27, 2023Updated 3 years ago
- ☆48Nov 1, 2025Updated last year
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 9 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Oct 4, 2026Updated 3 weeks ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆12Oct 23, 2026Updated last week
- Toy RISC-V LLVM backend☆34Aug 15, 2022Updated 4 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Oct 20, 2026Updated 2 weeks ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- ☆29Aug 28, 2024Updated 2 years ago
- ☆16Jun 17, 2025Updated last year
- TPP experimentation on MLIR for linear algebra☆166Oct 20, 2026Updated last week
- ☆12Sep 18, 2024Updated 2 years ago
- Hands-On Practical MLIR Tutorial☆854Oct 20, 2023Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆280Dec 28, 2021Updated 4 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- ☆24Jun 12, 2023Updated 3 years ago
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Oct 27, 2026Updated last week
- Ventus GPGPU develop environment☆20Oct 27, 2026Updated last week
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year