Alternatives and similar repositories for llvm-project:

Users that are interested in llvm-project are comparing it to the libraries listed below

• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆41Updated this week
• Xilinx / mlir-air
  ☆89Updated this week
• OpenGPGPU / opengpgpu
  ☆65Updated 4 months ago
• SJTU-ACA-Lab / blue-porcelain
  ☆147Updated 8 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 5 months ago
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆54Updated 2 years ago
• buddy-compiler / buddy-benchmark
  Benchmark Framework for Buddy Projects
  ☆52Updated this week
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆79Updated this week
• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆51Updated 6 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆107Updated last year
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆120Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• pku-liang / AMOS
  Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators
  ☆107Updated 2 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆110Updated 2 months ago
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆58Updated 10 months ago
• nox-410 / Welder
  OSDI 2023 Welder, deeplearning compiler
  ☆18Updated last year
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆103Updated 2 weeks ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆83Updated last year
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆124Updated last week
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆83Updated 6 months ago
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆23Updated this week
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• QianyanTech / NBAssembler
  Assembler and Decompiler for NVIDIA (Maxwell Pascal Volta Turing Ampere) GPUs.
  ☆74Updated last year
• FdyCN / PTX-ISA
  CUDA PTX-ISA Document 中文翻译版
  ☆35Updated last month
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆90Updated last week
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆18Updated 4 months ago
• zeasa / nvdla-compiler
  ☆42Updated 5 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆29Updated last month
• buaa-hipo / dlcompiler-comparison
  The quantitative performance comparison among DL compilers on CNN models.
  ☆75Updated 4 years ago