ultraembedded / exactstepLinks
Instruction set simulator for RISC-V, MIPS and ARM-v6m
☆101Updated 3 years ago
Alternatives and similar repositories for exactstep
Users that are interested in exactstep are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆109Updated last month
- The multi-core cluster of a PULP system.☆104Updated last week
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated 2 months ago
- A Tiny Processor Core☆110Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- RISC-V Nox core☆65Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆69Updated last year
- ☆105Updated last month
- RISC-V System on Chip Template☆158Updated 3 weeks ago
- Naive Educational RISC V processor☆84Updated last month
- Simple runtime for Pulp platforms☆48Updated last month
- FuseSoC standard core library☆144Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 7 months ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Demo SoC for SiliconCompiler.☆59Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆167Updated this week