ultraembedded / exactstepLinks
Instruction set simulator for RISC-V, MIPS and ARM-v6m
☆102Updated 4 years ago
Alternatives and similar repositories for exactstep
Users that are interested in exactstep are comparing it to the libraries listed below
Sorting:
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Naive Educational RISC V processor☆89Updated last week
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆89Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- ☆108Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- ☆50Updated last month
- Yet Another RISC-V Implementation☆98Updated last year
- ☆60Updated 4 years ago
- ☆61Updated 4 years ago
- RISC-V Nox core☆68Updated 3 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago