ultraembedded / exactstepLinks
Instruction set simulator for RISC-V, MIPS and ARM-v6m
☆101Updated 3 years ago
Alternatives and similar repositories for exactstep
Users that are interested in exactstep are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A Tiny Processor Core☆110Updated last month
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆95Updated 3 months ago
- The multi-core cluster of a PULP system.☆106Updated last week
- Another tiny RISC-V implementation☆58Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Simple runtime for Pulp platforms☆48Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- Naive Educational RISC V processor☆87Updated last month
- ☆107Updated last week
- ☆49Updated 3 months ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- ☆62Updated 4 years ago
- RISC-V System on Chip Template☆159Updated this week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago