Instruction set simulator for RISC-V, MIPS and ARM-v6m
☆110Sep 18, 2021Updated 4 years ago
Alternatives and similar repositories for exactstep
Users that are interested in exactstep are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Very basic real time operating system for embedded systems...☆17Sep 19, 2020Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆309Jan 23, 2026Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- RISC-V emulator in C☆33Jun 8, 2021Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- ☆660Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆16Jun 24, 2021Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆261Dec 22, 2022Updated 3 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- Simple 3-stage pipeline RISC-V processor☆146Feb 24, 2026Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Mar 14, 2026Updated last week
- Change part number or package in a Xilinx 7-series FPGA bitstream☆45Apr 27, 2020Updated 5 years ago
- Open-source non-blocking L2 cache☆55Updated this week
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- 3-stage RV32IMACZb* processor with debug☆1,015Mar 14, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- [WIP] A C++17 library for language servers☆20May 25, 2020Updated 5 years ago