zephray / RISu064
Dual-issue RV64IM processor for fun & learning
☆57Updated last year
Alternatives and similar repositories for RISu064:
Users that are interested in RISu064 are comparing it to the libraries listed below
- Naive Educational RISC V processor☆79Updated 5 months ago
- A pipelined RISC-V processor☆51Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆44Updated 4 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- RISC-V Nox core☆62Updated 7 months ago
- ☆33Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- PicoRV☆44Updated 5 years ago
- A simple three-stage RISC-V CPU☆22Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- An automatic clock gating utility☆45Updated 8 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆40Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated last month
- Wishbone interconnect utilities☆39Updated last month
- An implementation of RISC-V☆26Updated last week
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- ☆59Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- Chisel Cheatsheet☆33Updated last year