Dual-issue RV64IM processor for fun & learning
☆64Jul 4, 2023Updated 2 years ago
Alternatives and similar repositories for RISu064
Users that are interested in RISu064 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month
- A configurable SRAM generator☆58Mar 4, 2026Updated 3 weeks ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 3 weeks ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 3 weeks ago
- 64-bit multicore Linux-capable RISC-V processor☆107Apr 28, 2025Updated 10 months ago
- ☆24Jun 23, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆193Mar 17, 2026Updated last week
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- ☆39Nov 14, 2024Updated last year
- ☆309Jan 23, 2026Updated 2 months ago
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- ☆95Oct 13, 2025Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- A modern schematic entry and simulation program☆87Updated this week
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆102Jun 24, 2025Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆25May 13, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 2 years ago