Dual-issue RV64IM processor for fun & learning
☆64Jul 4, 2023Updated 2 years ago
Alternatives and similar repositories for RISu064
Users that are interested in RISu064 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated 2 months ago
- A configurable SRAM generator☆65Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆33Nov 25, 2022Updated 3 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Demo SoC for SiliconCompiler.☆64Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 26, 2026Updated last week
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116Jun 18, 2026Updated 2 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Mar 3, 2026Updated 4 months ago
- 64-bit multicore Linux-capable RISC-V processor☆115Apr 28, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆24Apr 18, 2026Updated 2 months ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jun 15, 2026Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated last month
- ☆39Nov 14, 2024Updated last year
- ☆322Jan 23, 2026Updated 5 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆227Feb 19, 2026Updated 4 months ago
- ☆98May 20, 2026Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆104Jun 24, 2025Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆26May 13, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A modern schematic entry and simulation program☆94Jun 27, 2026Updated last week
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week