Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
☆293Mar 26, 2022Updated 4 years ago
Alternatives and similar repositories for OpenSERDES
Users that are interested in OpenSERDES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆52Sep 4, 2021Updated 4 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- Python library for SerDes modelling☆95Jul 18, 2024Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆780Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆342Oct 22, 2025Updated 8 months ago
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated last year
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- A 10bit SAR ADC in Sky130☆40Dec 4, 2022Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆223Oct 6, 2025Updated 9 months ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,868Mar 25, 2026Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Jul 14, 2026Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆73May 13, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆279Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,093Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆433Updated this week
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆156Mar 17, 2023Updated 3 years ago
- Open Source PHY v2☆36Apr 25, 2024Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Time to Digital Converter (TDC)☆37Dec 27, 2020Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Modular hardware build system☆1,188Updated this week
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆510May 31, 2023Updated 3 years ago
- Open source process design kit for 28nm open process☆86Apr 23, 2024Updated 2 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆932Updated this week
- ☆40Jul 2, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆94Jun 12, 2023Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 8 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆63Mar 13, 2025Updated last year
- ☆370Jul 5, 2026Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆132Jul 22, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,126Updated this week