Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
☆309Mar 26, 2022Updated 4 years ago
Alternatives and similar repositories for OpenSERDES
Users that are interested in OpenSERDES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆31Feb 22, 2024Updated 2 years ago
- Python library for SerDes modelling☆98Jul 18, 2024Updated 2 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆865Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆461Updated this week
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆255Oct 6, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆83Oct 16, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,169Updated this week
- Verilog PCI express components☆1,677Apr 26, 2024Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- LAYout with Gridded Objects☆36Jun 18, 2020Updated 6 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- Automatic generation of real number models from analog circuits☆50Apr 2, 2024Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- ☆403Sep 15, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆314Updated this week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆531May 31, 2023Updated 3 years ago
- 📸 ADCs for faster image sensors☆13Updated this week
- ☆32Feb 4, 2021Updated 5 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- ☆39Jul 11, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- An Open-source FPGA IP Generator☆1,166Updated this week