LunaPnR is a place and router for integrated circuits
☆47Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for LunaPnR
Users that are interested in LunaPnR are comparing it to the libraries listed below
Sorting:
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆35Feb 25, 2026Updated last week
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated last week
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆89Feb 26, 2026Updated last week
- ☆59Jul 11, 2025Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- A configurable SRAM generator☆58Updated this week
- ☆12Jun 4, 2021Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- ☆382Apr 13, 2023Updated 2 years ago
- Silicon Layout Wizard☆195Jan 27, 2026Updated last month
- A modern schematic entry and simulation program☆85Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 6 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Hardware Description Library☆88Feb 17, 2026Updated 2 weeks ago
- ☆91Oct 13, 2025Updated 4 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆219Updated this week
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago