asicsforthemasses / LunaPnRLinks
LunaPnR is a place and router for integrated circuits
☆47Updated 3 months ago
Alternatives and similar repositories for LunaPnR
Users that are interested in LunaPnR are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆38Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆30Updated this week
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆32Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- UART cocotb module☆11Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated last week
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year