Alternatives and similar repositories for statopt-python

Users that are interested in statopt-python are comparing it to the libraries listed below

• richard259 / serdespy
  Python library for SerDes modelling
  ☆69Updated 9 months ago
• ChrisZonghaoLi / pystateye
  pystateye - A Python Implementation of Statistical Eye Analysis and Visualization
  ☆12Updated 11 months ago
• kevjzheng / JLSD
  ☆21Updated 10 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆14Updated last year
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 8 months ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated this week
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆46Updated 4 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆37Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆62Updated last month
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆21Updated 11 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 5 years ago
• NeuroFan / Algorithmic-SAR-ADC-simulation-files
  HSPICE and MATLAB simulation files of a tracking SAR ADC
  ☆24Updated 10 months ago
• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆10Updated 5 years ago
• chennakeshavadasa / Low-dropout-Voltage-Regulator-LDO-using-SKY130PDK
  Design of LDO using open source SKY130PDK
  ☆10Updated 8 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated 2 weeks ago
• muhammadaldacher / Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS
  This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.
  ☆23Updated 6 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆86Updated 3 weeks ago
• arutema47 / sar-adc
  Model SAR ADC with python!
  ☆20Updated 2 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆68Updated last year
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆23Updated 3 months ago
• fsitok / gds3xtrude
  Simple 3D layout viewer for KLayout (Salt package)
  ☆20Updated 6 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆71Updated 4 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆30Updated last year
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆53Updated last week
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆31Updated 3 years ago