efabless / sky130_sram_macros_oldLinks
☆38Updated 3 years ago
Alternatives and similar repositories for sky130_sram_macros_old
Users that are interested in sky130_sram_macros_old are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 5 months ago
- A configurable SRAM generator☆54Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- ☆32Updated 8 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆33Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Prefix tree adder space exploration library☆57Updated 10 months ago
- ☆53Updated 6 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Open source process design kit for 28nm open process☆61Updated last year
- Characterizer☆30Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- RISC-V Nox core☆68Updated 2 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Library of open source Process Design Kits (PDKs)☆52Updated last week
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆31Updated 2 years ago
- ☆42Updated 3 years ago