efabless / sky130_sram_macros_oldLinks
☆38Updated 3 years ago
Alternatives and similar repositories for sky130_sram_macros_old
Users that are interested in sky130_sram_macros_old are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 3 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 8 months ago
- ☆32Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆33Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆41Updated 3 years ago
- ☆47Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago
- ☆44Updated 5 years ago
- Characterizer☆29Updated 2 months ago
- ☆17Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago