waviousllc / wav-lpddr-hwLinks
Wavious DDR (WDDR) Physical interface (PHY) Hardware
☆115Updated 4 years ago
Alternatives and similar repositories for wav-lpddr-hw
Users that are interested in wav-lpddr-hw are comparing it to the libraries listed below
Sorting:
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- ☆99Updated 2 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated this week
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- A SystemVerilog source file pickler.☆60Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆64Updated 3 weeks ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Platform Level Interrupt Controller☆43Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last week
- UART models for cocotb☆31Updated last month
- FuseSoC standard core library☆147Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RISC-V Verification Interface☆108Updated this week
- ☆57Updated 6 months ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago