waviousllc / wav-lpddr-hwLinks
Wavious DDR (WDDR) Physical interface (PHY) Hardware
☆105Updated 3 years ago
Alternatives and similar repositories for wav-lpddr-hw
Users that are interested in wav-lpddr-hw are comparing it to the libraries listed below
Sorting:
- A simple DDR3 memory controller☆55Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆95Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Announcements related to Verilator☆39Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- Ethernet interface modules for Cocotb☆64Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- Running Python code in SystemVerilog☆69Updated 10 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago