waviousllc / wav-lpddr-hwLinks
Wavious DDR (WDDR) Physical interface (PHY) Hardware
☆111Updated 4 years ago
Alternatives and similar repositories for wav-lpddr-hw
Users that are interested in wav-lpddr-hw are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- A simple DDR3 memory controller☆59Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- ☆97Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆114Updated last week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Platform Level Interrupt Controller☆43Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆53Updated 6 months ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆61Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- PCI express simulation framework for Cocotb☆179Updated 3 weeks ago
- Announcements related to Verilator☆40Updated 5 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last week
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆67Updated 4 years ago