waviousllc / wav-lpddr-hwLinks
Wavious DDR (WDDR) Physical interface (PHY) Hardware
☆105Updated 3 years ago
Alternatives and similar repositories for wav-lpddr-hw
Users that are interested in wav-lpddr-hw are comparing it to the libraries listed below
Sorting:
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- ☆96Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Control and Status Register map generator for HDL projects☆116Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆59Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆67Updated this week
- Platform Level Interrupt Controller☆41Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- Generic Register Interface (contains various adapters)☆121Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆66Updated 8 months ago
- ideas and eda software for vlsi design☆50Updated this week