waviousllc / wav-lpddr-hwLinks
Wavious DDR (WDDR) Physical interface (PHY) Hardware
☆105Updated 3 years ago
Alternatives and similar repositories for wav-lpddr-hw
Users that are interested in wav-lpddr-hw are comparing it to the libraries listed below
Sorting:
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- ☆95Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AHB3-Lite Interconnect☆89Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Control and status register code generator toolchain☆137Updated last week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago