RTimothyEdwards / open_pdksLinks
PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.
☆354Updated last week
Alternatives and similar repositories for open_pdks
Users that are interested in open_pdks are comparing it to the libraries listed below
Sorting:
- Fully Open Source FASOC generators built on top of open-source EDA tools☆288Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆312Updated 6 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆602Updated last week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆488Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 4 months ago
- ☆313Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆217Updated 6 months ago
- ☆171Updated 4 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆164Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆347Updated 6 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆263Updated 2 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆159Updated last month
- OpenSTA engine☆504Updated this week
- ☆115Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆659Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆292Updated 4 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆406Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆342Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆156Updated 2 months ago
- ☆149Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆418Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆231Updated last week
- Magic VLSI Layout Tool☆564Updated this week
- ☆187Updated 6 months ago
- ☆343Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 weeks ago