RTimothyEdwards / open_pdksLinks
PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.
☆335Updated last week
Alternatives and similar repositories for open_pdks
Users that are interested in open_pdks are comparing it to the libraries listed below
Sorting:
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 8 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆184Updated last month
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- ☆150Updated 3 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆557Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆160Updated 2 years ago
- Fabric generator and CAD tools.☆187Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- ☆111Updated 2 years ago
- Magic VLSI Layout Tool☆543Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- ☆303Updated 3 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆389Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- ☆331Updated 2 years ago
- ☆78Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- OpenSTA engine☆480Updated this week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 2 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated last week