StanfordVLSI / dragonphy2Links
Open Source PHY v2
☆28Updated last year
Alternatives and similar repositories for dragonphy2
Users that are interested in dragonphy2 are comparing it to the libraries listed below
Sorting:
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- ☆44Updated 5 years ago
- ☆41Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆20Updated 3 years ago
- Characterizer☆22Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Running Python code in SystemVerilog☆69Updated this week
- SRAM☆22Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 6 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆26Updated last year
- Automatic generation of real number models from analog circuits☆40Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆36Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated this week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago