StanfordVLSI / dragonphy2Links
Open Source PHY v2
☆31Updated last year
Alternatives and similar repositories for dragonphy2
Users that are interested in dragonphy2 are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆44Updated 5 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- Open source process design kit for 28nm open process☆65Updated last year
- Automatic generation of real number models from analog circuits☆45Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆20Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 4 months ago
- ☆43Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 2 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Running Python code in SystemVerilog☆70Updated 4 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- ☆38Updated 3 years ago