Open Source PHY v2
☆33Apr 25, 2024Updated last year
Alternatives and similar repositories for dragonphy2
Users that are interested in dragonphy2 are comparing it to the libraries listed below
Sorting:
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- A home for Genesis2 sources.☆44Updated this week
- ☆20Nov 22, 2021Updated 4 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- ☆16Feb 5, 2026Updated 3 weeks ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆268Mar 26, 2022Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 2 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 2 years ago
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Verilog hardware abstraction library☆46Feb 23, 2026Updated last week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- ☆87Jan 15, 2025Updated last year
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago