Open Source PHY v2
☆34Apr 25, 2024Updated last year
Alternatives and similar repositories for dragonphy2
Users that are interested in dragonphy2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 3 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 2 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 2 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 2 years ago
- A home for Genesis2 sources.☆45Mar 13, 2026Updated 3 weeks ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆89Jan 15, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is the LinkedIn Learning repository for Level Up: Python Data Acquisitions, Prep, & EDA.☆15Mar 4, 2025Updated last year
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- ☆16Feb 5, 2026Updated 2 months ago
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆13Jun 26, 2023Updated 2 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- Verilog hardware abstraction library☆50Apr 1, 2026Updated last week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- skywater 130nm pdk☆45Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆275Mar 26, 2022Updated 4 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- ☆21Nov 22, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Intel's Analog Detailed Router☆41Jul 18, 2019Updated 6 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆14Feb 10, 2023Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆13Mar 25, 2026Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago