Open Source PHY v2
☆40Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for dragonphy2
Users that are interested in dragonphy2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- FPU Generator☆20Aug 15, 2026Updated 2 weeks ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 4 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 3 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 3 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 2 months ago
- A modular hardware abstraction library☆53Aug 3, 2026Updated 3 weeks ago
- ☆95Jan 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆34Feb 21, 2019Updated 7 years ago
- ☆16Jul 15, 2026Updated last month
- ☆69Jan 7, 2023Updated 3 years ago
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆14Jun 26, 2023Updated 3 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆17Feb 10, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- ☆21Nov 22, 2021Updated 4 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- This is a repository for the LinkedIn Learning course GitHub Codespaces for Students☆15Aug 7, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆300Mar 26, 2022Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆295Jun 18, 2026Updated 2 months ago
- Practice It: Python Data Structures☆17Nov 9, 2022Updated 3 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 4 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆113Dec 5, 2019Updated 6 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago