USCPOSH / AMS_KGDLinks
A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
☆36Updated 4 years ago
Alternatives and similar repositories for AMS_KGD
Users that are interested in AMS_KGD are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Source PHY v2☆29Updated last year
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆24Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆57Updated this week
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- ☆55Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆29Updated 4 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- BAG framework☆41Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- ☆29Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- ☆44Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆42Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Open Analog Design Environment☆24Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- ☆42Updated 6 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago