A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
☆40Jun 10, 2021Updated 4 years ago
Alternatives and similar repositories for AMS_KGD
Users that are interested in AMS_KGD are comparing it to the libraries listed below
Sorting:
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆51Apr 8, 2024Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆26Jan 2, 2021Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆79Jan 25, 2026Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- ☆17Dec 10, 2018Updated 7 years ago
- ☆14May 24, 2025Updated 9 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆30Jul 25, 2023Updated 2 years ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago