A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
☆42Jun 10, 2021Updated 5 years ago
Alternatives and similar repositories for AMS_KGD
Users that are interested in AMS_KGD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆23Aug 12, 2026Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆45Jan 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- ☆39Jul 23, 2026Updated last month
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆32Jun 5, 2024Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- This project shows the design process of the main blocks of a typical RX frontend system.☆31Jan 2, 2021Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 7 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆20Mar 28, 2025Updated last year
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- How to correctly write a flicker-noise model for RF simulation.☆28Aug 1, 2026Updated 3 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆81Nov 19, 2025Updated 9 months ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 9 months ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 6 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆93Updated this week
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Characterizer☆39Updated this week
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆351Oct 22, 2025Updated 10 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- ☆130May 11, 2023Updated 3 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆34Feb 21, 2019Updated 7 years ago
- Machine Generated Analog IC Layout☆293Apr 24, 2024Updated 2 years ago
- ☆387Aug 18, 2026Updated last week