A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
☆41Jun 10, 2021Updated 4 years ago
Alternatives and similar repositories for AMS_KGD
Users that are interested in AMS_KGD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆26Mar 11, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- repository for a bandgap voltage reference in SKY130 technology☆43Jan 20, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆32Jun 5, 2024Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Apr 25, 2026Updated last week
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated 11 months ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 5 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆28Jan 2, 2021Updated 5 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆77Nov 19, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- ☆25Apr 12, 2026Updated 2 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆84Apr 20, 2026Updated last week
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 3 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆131Apr 23, 2023Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 9 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆24Feb 15, 2024Updated 2 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Characterizer☆35Nov 19, 2025Updated 5 months ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆20Apr 20, 2019Updated 7 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Apr 16, 2026Updated 2 weeks ago
- A python3 gm/ID starter kit☆85Jan 26, 2026Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆327Oct 22, 2025Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆124May 11, 2023Updated 2 years ago
- Skywaters 130nm Klayout PDK☆35Jan 29, 2025Updated last year
- ☆14May 24, 2025Updated 11 months ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- ☆17Dec 10, 2018Updated 7 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆53Apr 25, 2026Updated last week