Time to Digital Converter (TDC)
☆38Dec 27, 2020Updated 5 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆81Sep 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BOE Hardware Design☆11Apr 3, 2018Updated 8 years ago
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- ☆32Feb 4, 2021Updated 5 years ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- ☆16May 11, 2022Updated 4 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆25Aug 22, 2026Updated 2 months ago
- ☆59Sep 30, 2023Updated 3 years ago
- STM32 H747I DISCO trying out Azure RTOS ThreadX and GUIX on dual core and DSI LTDC display☆11Jun 20, 2021Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated 2 weeks ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆69Oct 17, 2026Updated last week
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆33Nov 25, 2022Updated 3 years ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- FPGA实现动态图像识别☆28Jul 31, 2020Updated 6 years ago
- Design a CPU in VHDL☆14Apr 21, 2022Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Jul 12, 2024Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆72Dec 11, 2025Updated 10 months ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- Copyleftist's Standard Cell Library☆107May 2, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of phase locked loop (PLL) related projects☆123Jan 18, 2024Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆12Dec 22, 2020Updated 5 years ago