tgingold / OpenTDC
Time to Digital Converter (TDC)
☆30Updated 4 years ago
Alternatives and similar repositories for OpenTDC:
Users that are interested in OpenTDC are comparing it to the libraries listed below
- ☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Small footprint and configurable JESD204B core☆41Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- SAR ADC on tiny tapeout☆39Updated 2 weeks ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- ☆17Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ☆33Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated last month
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆37Updated this week
- ☆15Updated 3 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆16Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- ☆39Updated 2 years ago
- A padring generator for ASICs☆25Updated last year