tgingold / OpenTDCLinks
Time to Digital Converter (TDC)
☆35Updated 4 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 3 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated last week
- ☆20Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆20Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆35Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- ☆30Updated 8 years ago