tgingold / OpenTDCLinks
Time to Digital Converter (TDC)
☆36Updated 5 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- ☆30Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Updated 4 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆108Updated this week
- A CIC filter implemented in Verilog☆24Updated 10 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- ☆16Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- SAR ADC on tiny tapeout☆44Updated 11 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.