Time to Digital Converter (TDC)
☆37Dec 27, 2020Updated 5 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 9 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆78Sep 14, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14May 11, 2022Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆73Feb 1, 2015Updated 11 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 7 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆70Dec 11, 2025Updated 7 months ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆68Apr 12, 2024Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Nov 25, 2022Updated 3 years ago
- Bitstream relocation and manipulation tool.☆54Feb 20, 2026Updated 5 months ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆293Mar 26, 2022Updated 4 years ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Nov 12, 2024Updated last year
- ☆10Aug 15, 2019Updated 6 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- FPGA based 30ps RMS TDCs☆95Mar 18, 2018Updated 8 years ago
- A 10bit SAR ADC in Sky130☆40Dec 4, 2022Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 8 months ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 2 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 7 months ago
- ☆12May 29, 2020Updated 6 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆21Jun 14, 2026Updated last month