tgingold / OpenTDC
Time to Digital Converter (TDC)
☆30Updated 4 years ago
Alternatives and similar repositories for OpenTDC:
Users that are interested in OpenTDC are comparing it to the libraries listed below
- ☆30Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- A padring generator for ASICs☆24Updated last year
- Small footprint and configurable JESD204B core☆40Updated last week
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆15Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Extensible FPGA control platform☆55Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- ☆33Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆16Updated 2 years ago
- ☆17Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆28Updated this week
- Prototype phase noise analyzer☆19Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- LimeSDR XTRX gateware project.☆16Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 8 months ago
- ☆12Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago