tgingold / OpenTDC
Time to Digital Converter (TDC)
☆30Updated 4 years ago
Alternatives and similar repositories for OpenTDC:
Users that are interested in OpenTDC are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- ☆30Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆16Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- ☆33Updated 2 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆42Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Demo board for TT4 and beyond☆21Updated last month
- Open Source AES☆31Updated last year
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago
- A padring generator for ASICs☆25Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- Wishbone controlled I2C controllers☆47Updated 5 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago