Time to Digital Converter (TDC)
☆36Dec 27, 2020Updated 5 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 10bit SAR ADC in Sky130☆36Dec 4, 2022Updated 3 years ago
- ☆14May 11, 2022Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆67Apr 12, 2024Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆67Dec 11, 2025Updated 5 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated last month
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆42Mar 22, 2019Updated 7 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Bitstream relocation and manipulation tool.☆53Feb 20, 2026Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆279Mar 26, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Aug 15, 2019Updated 6 years ago
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 3 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆74Oct 4, 2021Updated 4 years ago
- FPGA based 30ps RMS TDCs☆92Mar 18, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 5 months ago
- ☆12May 29, 2020Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆167Nov 10, 2025Updated 6 months ago
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago