tgingold / OpenTDCLinks
Time to Digital Converter (TDC)
☆35Updated 4 years ago
Alternatives and similar repositories for OpenTDC
Users that are interested in OpenTDC are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- ☆20Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- ☆16Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ☆12Updated 4 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- general-cores☆21Updated 3 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago