yrrapt / caravel_amsat_txrx_ic
☆30Updated 4 years ago
Alternatives and similar repositories for caravel_amsat_txrx_ic:
Users that are interested in caravel_amsat_txrx_ic are comparing it to the libraries listed below
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆15Updated 9 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆39Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated 9 months ago
- SAR ADC on tiny tapeout☆39Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- Efabless mpw7 submission☆13Updated 10 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆20Updated 3 weeks ago
- Extensible FPGA control platform☆59Updated last year
- A padring generator for ASICs☆25Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 2 weeks ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- ☆12Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year