yrrapt / caravel_amsat_txrx_ic
☆29Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for caravel_amsat_txrx_ic
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆17Updated 3 years ago
- Efabless mpw7 submission☆13Updated 6 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆14Updated 5 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆39Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Online viewer of Xschem schematic files☆20Updated 3 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Skywaters 130nm Klayout PDK☆19Updated 3 weeks ago
- A tiny Python package to parse spice raw data files.☆43Updated last year
- ☆40Updated 8 months ago
- SAR ADC on tiny tapeout☆31Updated this week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 8 months ago