yrrapt / caravel_amsat_txrx_icLinks
☆30Updated 4 years ago
Alternatives and similar repositories for caravel_amsat_txrx_ic
Users that are interested in caravel_amsat_txrx_ic are comparing it to the libraries listed below
Sorting:
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- 12 bit SAR ADC for TinyTapeout 7☆12Updated last year
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆17Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- Small footprint and configurable JESD204B core☆44Updated 3 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Online viewer of Xschem schematic files☆26Updated 6 months ago
- ☆39Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆20Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆11Updated last year
- Open Analog Design Environment☆24Updated 2 years ago