USB3 PIPE interface for Xilinx 7-Series
☆252Apr 3, 2026Updated last week
Alternatives and similar repositories for usb3_pipe
Users that are interested in usb3_pipe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Feb 20, 2026Updated last month
- FPGA USB stack written in LiteX☆134Jun 5, 2022Updated 3 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,101Aug 22, 2025Updated 7 months ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- SuperSpeed USB 3.0 FPGA platform☆266Apr 9, 2015Updated 11 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- ECP5 breakout board in a feather physical format☆526Nov 6, 2024Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆99Jun 6, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PCB for ULX3S FPGA R&D board☆425Apr 27, 2025Updated 11 months ago
- Small footprint and configurable PCIe core☆679Apr 3, 2026Updated last week
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Various HDL (Verilog) IP Cores☆887Jul 1, 2021Updated 4 years ago
- Bluetooth PHY based on one-bit input and output☆243Apr 11, 2021Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Small footprint and configurable JESD204B core☆53Feb 11, 2026Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- An open source USB bootloader for FPGAs☆397Sep 15, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆170Feb 6, 2026Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆40Dec 2, 2018Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 9 months ago
- Linux on LiteX-VexRiscv☆702Mar 6, 2026Updated last month
- Universal utility for programming FPGA☆1,590Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago