USB3 PIPE interface for Xilinx 7-Series
☆273Oct 4, 2026Updated last week
Alternatives and similar repositories for usb3_pipe
Users that are interested in usb3_pipe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆111Oct 3, 2019Updated 7 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Updated this week
- FPGA USB stack written in LiteX☆138Jun 5, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Gowin USB3.0 Device Controller IP☆18Aug 20, 2024Updated 2 years ago
- SuperSpeed USB 3.0 FPGA platform☆274Apr 9, 2015Updated 11 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,140Aug 19, 2026Updated last month
- ☆64Jul 21, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ECP5 breakout board in a feather physical format☆545Nov 6, 2024Updated last year
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆103Jun 6, 2020Updated 6 years ago
- PCB for ULX3S FPGA R&D board☆465Apr 27, 2025Updated last year
- Small footprint and configurable PCIe core☆733Updated this week
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Bluetooth PHY based on one-bit input and output☆248Apr 11, 2021Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆181Feb 6, 2026Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Small footprint and configurable JESD204B/JESD204C core☆59Sep 24, 2026Updated 2 weeks ago
- Ultimate ECP5 development board☆122Jul 4, 2019Updated 7 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆49Dec 24, 2024Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Build your hardware, easily!☆4,155Updated this week
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆30Apr 1, 2017Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- An open source USB bootloader for FPGAs☆404Sep 15, 2023Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Linux on LiteX-VexRiscv☆743Updated this week
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- Universal utility for programming FPGA☆1,753Oct 6, 2026Updated last week