USB3 SuperSpeed (5Gbps) and SuperSpeedPlus (10Gbps) for FPGAs without external chip: PHY + Device Core in LiteX.
☆274Nov 1, 2026Updated this week
Alternatives and similar repositories for usb3_pipe
Users that are interested in usb3_pipe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆112Oct 3, 2019Updated 7 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- SuperSpeed USB 3.0 FPGA platform☆274Apr 9, 2015Updated 11 years ago
- FPGA USB stack written in LiteX☆138Jun 5, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,143Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆740Updated this week
- PCIe analyzer experiments☆69May 21, 2020Updated 6 years ago
- ECP5 breakout board in a feather physical format☆546Nov 6, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆212Sep 24, 2026Updated last month
- ☆64Jul 21, 2020Updated 6 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Gowin USB3.0 Device Controller IP☆18Aug 20, 2024Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- Ultimate ECP5 development board☆123Jul 4, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆184Feb 6, 2026Updated 8 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- An open source USB bootloader for FPGAs☆403Sep 15, 2023Updated 3 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- Build your hardware, easily!☆4,186Updated this week
- PCB for ULX3S FPGA R&D board☆470Apr 27, 2025Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Small footprint and configurable DRAM core☆568Updated this week
- Send video/audio over HDMI on an FPGA☆1,308Jul 13, 2026Updated 3 months ago
- Small footprint and configurable JESD204B/JESD204C core☆61Sep 24, 2026Updated last month
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- Bluetooth PHY based on one-bit input and output☆249Apr 11, 2021Updated 5 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago