USB3 PIPE interface for Xilinx 7-Series
☆247Jan 2, 2026Updated 2 months ago
Alternatives and similar repositories for usb3_pipe
Users that are interested in usb3_pipe are comparing it to the libraries listed below
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆101Oct 3, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,093Aug 22, 2025Updated 6 months ago
- PCB for ULX3S FPGA R&D board☆423Apr 27, 2025Updated 10 months ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Bluetooth PHY based on one-bit input and output☆240Apr 11, 2021Updated 4 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 3 weeks ago
- USB Serial on the TinyFPGA BX☆142Jun 20, 2021Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆148Feb 26, 2026Updated last week
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- Build your hardware, easily!☆3,747Updated this week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Small footprint and configurable JESD204B core☆53Feb 11, 2026Updated 3 weeks ago
- An open source USB bootloader for FPGAs☆395Sep 15, 2023Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- SuperSpeed USB 3.0 FPGA platform☆264Apr 9, 2015Updated 10 years ago
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆168Feb 6, 2026Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 5 months ago