siliconcompiler / zerosocLinks
Demo SoC for SiliconCompiler.
☆61Updated 2 weeks ago
Alternatives and similar repositories for zerosoc
Users that are interested in zerosoc are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆32Updated 2 years ago
- Naive Educational RISC V processor☆89Updated last week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- PicoRV☆43Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- ☆38Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- RISC-V Nox core☆68Updated 3 months ago
- ☆85Updated last week
- FuseSoC standard core library☆147Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- ☆60Updated 4 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Open Source AES☆31Updated 2 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago