space-tudelft / cacdLinks
Space CACD
☆12Updated 5 years ago
Alternatives and similar repositories for cacd
Users that are interested in cacd are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- ☆22Updated last month
- ☆39Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 3 weeks ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆43Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆12Updated 4 years ago
- ☆37Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆14Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆17Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Cross EDA Abstraction and Automation☆39Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago