space-tudelft / cacdLinks
Space CACD
☆11Updated 6 years ago
Alternatives and similar repositories for cacd
Users that are interested in cacd are comparing it to the libraries listed below
Sorting:
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 6 months ago
- PicoRV☆43Updated 5 years ago
- Example of how to use UVM with Verilator☆33Updated 2 months ago
- ☆38Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- KLayout technology files for ASAP7 FinFET educational process☆24Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- Prefix tree adder space exploration library☆56Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last month
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- BAG framework☆41Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 7 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- mantle library☆44Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ☆59Updated 6 months ago
- Coriolis VLSI EDA Tool (LIP6)☆77Updated last week