Space CACD
☆11Oct 16, 2019Updated 6 years ago
Alternatives and similar repositories for cacd
Users that are interested in cacd are comparing it to the libraries listed below
Sorting:
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆13Sep 22, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- ☆45Feb 25, 2025Updated last year
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆27May 20, 2021Updated 4 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆34Oct 25, 2019Updated 6 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- ☆14May 24, 2025Updated 9 months ago
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago