space-tudelft / cacdLinks
Space CACD
☆11Updated 6 years ago
Alternatives and similar repositories for cacd
Users that are interested in cacd are comparing it to the libraries listed below
Sorting:
- PicoRV☆43Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 3 months ago
- ☆38Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- USB virtual model in C++ for Verilog☆32Updated last year
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- An automatic clock gating utility☆51Updated 6 months ago
- Example of how to use UVM with Verilator☆23Updated last week
- ☆18Updated last year
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- ☆57Updated 3 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- ☆38Updated 3 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- SAR ADC on tiny tapeout☆43Updated 9 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago