CVC: Circuit Validity Checker. Check for errors in CDL netlist.
☆38Apr 9, 2026Updated 3 months ago
Alternatives and similar repositories for cvc
Users that are interested in cvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆63Jul 11, 2025Updated last year
- ☆38Jul 11, 2022Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- ☆21Oct 28, 2024Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆51Feb 7, 2025Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆433Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated last month
- Parasitic Extraction for KLayout☆45Jul 1, 2026Updated 3 weeks ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Circuit Automatic Characterization Engine☆56Feb 7, 2025Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆73May 13, 2026Updated 2 months ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆198Aug 30, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆63Mar 13, 2025Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆342Oct 22, 2025Updated 9 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- ☆39Nov 14, 2024Updated last year