d-m-bailey / cvcLinks
CVC: Circuit Validity Checker. Check for errors in CDL netlist.
☆23Updated last month
Alternatives and similar repositories for cvc
Users that are interested in cvc are comparing it to the libraries listed below
Sorting:
- ☆20Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Cross EDA Abstraction and Automation☆39Updated last week
- ☆18Updated 9 months ago
- Characterizer☆29Updated 2 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- BAG framework☆41Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆15Updated 4 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ☆44Updated 5 years ago
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆55Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- Automatic generation of real number models from analog circuits☆42Updated last year
- Extended and external tests for Verilator testing☆16Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated 2 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆33Updated 5 years ago