d-m-bailey / cvcLinks
CVC: Circuit Validity Checker. Check for errors in CDL netlist.
☆23Updated last month
Alternatives and similar repositories for cvc
Users that are interested in cvc are comparing it to the libraries listed below
Sorting:
- ☆20Updated 3 years ago
- ☆18Updated 9 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- Cross EDA Abstraction and Automation☆39Updated 3 weeks ago
- Open Analog Design Environment☆24Updated 2 years ago
- Interchange formats for chip design.☆31Updated 3 months ago
- BAG framework☆41Updated last year
- ☆38Updated 3 years ago
- ☆44Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆15Updated 4 months ago
- ☆55Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Characterizer☆30Updated 2 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- A configurable SRAM generator☆53Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 4 months ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago