CVC: Circuit Validity Checker. Check for errors in CDL netlist.
☆37Apr 9, 2026Updated 2 months ago
Alternatives and similar repositories for cvc
Users that are interested in cvc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Parasitic Extraction for KLayout☆44May 1, 2026Updated last month
- ☆61Jul 11, 2025Updated 11 months ago
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 6 months ago
- ☆39Jul 11, 2022Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 4 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆59Mar 13, 2025Updated last year
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Oct 28, 2024Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆424Updated this week
- ☆51Feb 7, 2025Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆52May 28, 2026Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- skywater 130nm pdk☆52Updated this week
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- Circuit Automatic Characterization Engine☆55Feb 7, 2025Updated last year
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Updated this week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog hardware abstraction library☆53May 24, 2026Updated 2 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆195Aug 30, 2025Updated 9 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆336Oct 22, 2025Updated 7 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆20Jun 16, 2022Updated 3 years ago