ishfaqahmed29 / SerDesLinks
Verilog RTL Design
☆40Updated 3 years ago
Alternatives and similar repositories for SerDes
Users that are interested in SerDes are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆17Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆12Updated 2 months ago
- ☆26Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- ☆41Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆22Updated 9 months ago
- ☆55Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago