ishfaqahmed29 / SerDesLinks
Verilog RTL Design
☆43Updated 3 years ago
Alternatives and similar repositories for SerDes
Users that are interested in SerDes are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- ☆42Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- AXI Interconnect☆52Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Structured UVM Course☆47Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆62Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago