ishfaqahmed29 / SerDesLinks
Verilog RTL Design
☆39Updated 3 years ago
Alternatives and similar repositories for SerDes
Users that are interested in SerDes are comparing it to the libraries listed below
Sorting:
- The memory model was leveraged from micron.☆22Updated 7 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆17Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- ☆41Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f …☆59Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- All digital PLL☆28Updated 7 years ago
- ☆25Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆14Updated 7 years ago