ishfaqahmed29 / SerDesLinks
Verilog RTL Design
☆45Updated 4 years ago
Alternatives and similar repositories for SerDes
Users that are interested in SerDes are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- ☆43Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- ☆50Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆21Updated last year
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago