mattvenn / multi_project_tools
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆35Updated 2 years ago
Alternatives and similar repositories for multi_project_tools:
Users that are interested in multi_project_tools are comparing it to the libraries listed below
- ☆40Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- ☆20Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- ☆36Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 3 months ago
- ☆12Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- An automatic clock gating utility☆44Updated 7 months ago
- ☆31Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- ☆33Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Skywaters 130nm Klayout PDK☆23Updated last month
- ☆46Updated last month
- ☆39Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last week
- Parasitic capacitance analysis of foundry metal stackups☆11Updated 2 weeks ago
- SystemVerilog RTL Linter for YoSys☆20Updated 3 months ago
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- ☆15Updated 4 months ago
- ☆14Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆29Updated 3 years ago