mattvenn / multi_project_toolsLinks
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆36Updated 2 years ago
Alternatives and similar repositories for multi_project_tools
Users that are interested in multi_project_tools are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆41Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆37Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- Characterizer☆28Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- ☆12Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆52Updated 3 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 5 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 2 weeks ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- ☆33Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated 2 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 weeks ago