mattvenn / multi_project_tools
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆35Updated 2 years ago
Alternatives and similar repositories for multi_project_tools:
Users that are interested in multi_project_tools are comparing it to the libraries listed below
- ☆20Updated last year
- ☆40Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆36Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- ☆31Updated 2 months ago
- ☆12Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆33Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated this week
- A compact, configurable RISC-V core☆11Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 4 years ago
- A padring generator for ASICs☆25Updated last year
- Skywaters 130nm Klayout PDK☆23Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago