mattvenn / multi_project_toolsLinks
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆36Updated 2 years ago
Alternatives and similar repositories for multi_project_tools
Users that are interested in multi_project_tools are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆38Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆23Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last month
- ☆32Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- Characterizer☆30Updated last month
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆20Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- ☆36Updated 10 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- ☆12Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆55Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago