mattvenn / multi_project_toolsLinks
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆36Updated 2 years ago
Alternatives and similar repositories for multi_project_tools
Users that are interested in multi_project_tools are comparing it to the libraries listed below
Sorting:
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆41Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆38Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- Characterizer☆30Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆22Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆32Updated 7 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated this week
- ☆12Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month