mattvenn / multi_project_toolsLinks
tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
☆36Updated 2 years ago
Alternatives and similar repositories for multi_project_tools
Users that are interested in multi_project_tools are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- ☆38Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- ☆32Updated 9 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆12Updated 3 years ago
- Characterizer☆30Updated 2 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- ☆13Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- ☆20Updated 3 years ago
- ☆17Updated 11 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago