milovanovic / caravel_spectrometerLinks
☆12Updated 4 years ago
Alternatives and similar repositories for caravel_spectrometer
Users that are interested in caravel_spectrometer are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆39Updated 2 years ago
- ☆55Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- Repo to help explain the different options users have for packaging.☆18Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago