milovanovic / caravel_spectrometer
☆12Updated 4 years ago
Alternatives and similar repositories for caravel_spectrometer:
Users that are interested in caravel_spectrometer are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆30Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆28Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆12Updated 9 months ago
- ☆19Updated last year
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- SAR ADC on tiny tapeout☆39Updated 3 weeks ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- ☆39Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Library of reusable VHDL components☆27Updated 11 months ago
- ☆36Updated 2 years ago
- ☆47Updated this week
- Efabless mpw7 submission☆13Updated 9 months ago
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆18Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- Parasitic capacitance analysis of foundry metal stackups☆10Updated 5 months ago
- ☆12Updated 2 years ago