An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️
☆264Jun 13, 2026Updated this week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 10 months ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆153Mar 17, 2023Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,111Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆208May 22, 2026Updated 3 weeks ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- ☆25Apr 12, 2026Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆338Oct 22, 2025Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Standard Cell Library based Memory Compiler using FF/Latch cells☆169Nov 10, 2025Updated 7 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆59Mar 13, 2025Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆20Jun 16, 2022Updated 3 years ago
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆351Dec 2, 2025Updated 6 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 2 months ago
- Netlist API (and more) for EDA flow development☆140Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆750Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆61Jul 11, 2025Updated 11 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆62Jun 5, 2026Updated last week
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- ☆14Feb 28, 2023Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293May 9, 2026Updated last month
- ☆20Dec 23, 2020Updated 5 years ago
- Modular hardware build system☆1,165Updated this week
- A configurable RTL to bitstream FPGA toolchain☆61Apr 24, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Dec 27, 2024Updated last year
- SystemVerilog frontend for Yosys☆229Updated this week
- Hardware Description Library☆93Feb 17, 2026Updated 3 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- Open-source PDK version manager☆51Updated this week
- ☆13Jun 2, 2026Updated last week