An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ðïļ
â218Feb 23, 2026Updated last week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools graphical frontendâ17Aug 5, 2025Updated 7 months ago
- Greyhound on IHP SG13G2 0.13 Ξm BiCMOS processâ83Jan 28, 2026Updated last month
- Open-source FPGA research and prototyping framework.â210Aug 8, 2024Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGAâ147Mar 17, 2023Updated 2 years ago
- An Open-source FPGA IP Generatorâ1,056Updated this week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdkâ38Jun 2, 2021Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cellsâ164Nov 10, 2025Updated 3 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.â176Updated this week
- Characterizerâ31Nov 19, 2025Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA toolsâ318Oct 22, 2025Updated 4 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic projectâ18Jun 16, 2022Updated 3 years ago
- â33Jan 7, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:â682Feb 25, 2026Updated last week
- LunaPnR is a place and router for integrated circuitsâ47Feb 11, 2026Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 licenseâ51Mar 13, 2025Updated 11 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architectureâ334Dec 2, 2025Updated 3 months ago
- Bitstream Fault Analysis Toolâ15Jul 17, 2023Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow developmentâ135Updated this week
- Repo to help explain the different options users have for packaging.â19Jun 8, 2022Updated 3 years ago
- â59Jul 11, 2025Updated 7 months ago
- Dual RISC-V DISC with integrated eFPGAâ18Oct 9, 2021Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.â120Sep 20, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generatorâ22Oct 30, 2025Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generatorâ284Dec 8, 2025Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networksâ92Jul 3, 2019Updated 6 years ago
- Bitstream relocation and manipulation tool.â51Feb 20, 2026Updated last week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.â268Mar 26, 2022Updated 3 years ago
- Hardware Description Libraryâ87Feb 17, 2026Updated 2 weeks ago
- â91Oct 13, 2025Updated 4 months ago
- Open source process design kit for 28nm open processâ72Apr 23, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.â1,016Jan 16, 2026Updated last month
- An open source PDK using TIGFET 10nm devices.â56Dec 19, 2022Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solutionâ181Aug 30, 2025Updated 6 months ago
- SystemVerilog frontend for Yosysâ202Feb 22, 2026Updated last week
- â20Dec 23, 2020Updated 5 years ago
- Yosys plugin for logic locking and supply-chain securityâ23Apr 5, 2025Updated 11 months ago
- Analog Circuit Simulatorâ26Sep 6, 2024Updated last year
- â14Feb 28, 2023Updated 3 years ago
- A compact, configurable RISC-V coreâ13Jul 31, 2025Updated 7 months ago