FPGA-Research / FABulousLinks
Fabric generator and CAD tools.
☆197Updated last week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 8 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ASIC implementation flow infrastructure☆143Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- SystemVerilog frontend for Yosys☆166Updated last week
- ☆84Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- FuseSoC standard core library☆147Updated 5 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆254Updated 3 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- ☆118Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Verilog digital signal processing components☆157Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago