FPGA-Research / FABulousLinks
Fabric generator and CAD tools.
☆185Updated last week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- FuseSoC standard core library☆139Updated last week
- VeeR EL2 Core☆278Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- SystemVerilog frontend for Yosys☆117Updated last week
- Opensource DDR3 Controller☆333Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- RISC-V Verification Interface☆92Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- Control and status register code generator toolchain☆137Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year