FPGA-Research / FABulousLinks
Fabric generator and CAD tools.
☆187Updated last week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- SystemVerilog frontend for Yosys☆128Updated this week
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- SystemVerilog synthesis tool☆198Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated last week
- Verilog digital signal processing components☆143Updated 2 years ago
- FuseSoC standard core library☆143Updated 3 weeks ago
- Control and status register code generator toolchain☆138Updated last month
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆327Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆160Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- ☆150Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- Opensource DDR3 Controller☆347Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆184Updated last month