FPGA-Research / FABulousView external linksLinks
Fabric generator and CAD tools.
☆217Updated this week
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- An Open-source FPGA IP Generator☆1,047Updated this week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Dec 29, 2025Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆309Oct 22, 2025Updated 3 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- ☆33Jan 7, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆674Feb 3, 2026Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Dec 2, 2025Updated 2 months ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆134Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- ☆59Jul 11, 2025Updated 7 months ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Dec 8, 2025Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Bitstream relocation and manipulation tool.☆51Nov 29, 2022Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆267Mar 26, 2022Updated 3 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- Hardware Description Library☆88Jan 29, 2026Updated 2 weeks ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- SystemVerilog frontend for Yosys☆196Feb 6, 2026Updated last week
- A complete open-source design-for-testing (DFT) Solution☆179Aug 30, 2025Updated 5 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- ☆20Dec 23, 2020Updated 5 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- ☆14Feb 28, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago