FPGA-Research / FABulousLinks
Fabric generator and CAD tools.
☆198Updated 2 weeks ago
Alternatives and similar repositories for FABulous
Users that are interested in FABulous are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- SystemVerilog frontend for Yosys☆165Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- ASIC implementation flow infrastructure☆125Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆112Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- ☆116Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Control and status register code generator toolchain☆147Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- ☆83Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- ☆174Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆61Updated last week
- WAL enables programmable waveform analysis.☆157Updated 4 months ago