richard259 / serdespyLinks
Python library for SerDes modelling
☆74Updated last year
Alternatives and similar repositories for serdespy
Users that are interested in serdespy are comparing it to the libraries listed below
Sorting:
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆108Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆232Updated 3 months ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆14Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆170Updated 2 months ago
- StatOpt Tool in Python☆15Updated 2 years ago
- Verilog RTL Design☆46Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 3 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆103Updated last year
- LAYout with Gridded Objects v2☆65Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 8 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆79Updated 2 years ago
- ☆154Updated 3 years ago
- A python3 gm/ID starter kit☆57Updated 3 months ago
- Read Spectre PSF files☆69Updated this week
- LAYout with Gridded Objects☆30Updated 5 years ago
- ☆183Updated 4 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- ☆111Updated 3 weeks ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆170Updated 4 months ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- BAG framework☆30Updated 11 months ago