richard259 / serdespyLinks
Python library for SerDes modelling
☆82Updated last year
Alternatives and similar repositories for serdespy
Users that are interested in serdespy are comparing it to the libraries listed below
Sorting:
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆113Updated 2 months ago
- Verilog RTL Design☆46Updated 4 years ago
- Read Spectre PSF files☆72Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆177Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- ☆189Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Updated 2 years ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆33Updated 4 years ago
- A python3 gm/ID starter kit☆62Updated 2 weeks ago
- A 10bit SAR ADC in Sky130☆30Updated 3 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆253Updated 5 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 10 months ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆193Updated last year
- LAYout with Gridded Objects☆32Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆15Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Updated 8 years ago