richard259 / serdespyLinks
Python library for SerDes modelling
☆73Updated last year
Alternatives and similar repositories for serdespy
Users that are interested in serdespy are comparing it to the libraries listed below
Sorting:
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆48Updated 5 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Updated 6 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆102Updated 6 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆163Updated 3 weeks ago
- Read Spectre PSF files☆69Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Verilog RTL Design☆45Updated 4 years ago
- StatOpt Tool in Python☆14Updated last year
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- A python3 gm/ID starter kit☆54Updated 2 months ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated last month
- Automatic generation of real number models from analog circuits☆45Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆35Updated 3 years ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆76Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- A 10bit SAR ADC in Sky130☆25Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 7 months ago
- ☆150Updated 2 years ago
- ☆83Updated 9 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆25Updated last year
- ☆178Updated 4 years ago