lethalbit / kicad-pdk-libsLinks
KiCad symbol library for sky130 and gf180mcu PDKs
☆32Updated last year
Alternatives and similar repositories for kicad-pdk-libs
Users that are interested in kicad-pdk-libs are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- Nitro USB FPGA core☆87Updated last year
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 5 months ago
- Small footprint and configurable SPI core☆42Updated last week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- ☆45Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- Efabless mpw7 submission☆13Updated last year
- ☆70Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ☆39Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆24Updated this week