lethalbit / kicad-pdk-libs
KiCad symbol library for sky130 and gf180mcu PDKs
☆28Updated 7 months ago
Related projects: ⓘ
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆36Updated this week
- ☆42Updated last year
- I want to learn [n]Migen.☆39Updated 4 years ago
- ☆22Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆53Updated 2 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆26Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆37Updated 4 months ago
- Small footprint and configurable SPI core☆38Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆57Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆46Updated 2 weeks ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- ☆42Updated 5 months ago
- A padring generator for ASICs☆22Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆23Updated 7 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 5 months ago
- 妖刀夢渡☆55Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆25Updated 3 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago