KiCad symbol library for sky130 and gf180mcu PDKs
☆34Feb 14, 2024Updated 2 years ago
Alternatives and similar repositories for kicad-pdk-libs
Users that are interested in kicad-pdk-libs are comparing it to the libraries listed below
Sorting:
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆268Mar 26, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Feb 24, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 3 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 24, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago