lethalbit / kicad-pdk-libs
KiCad symbol library for sky130 and gf180mcu PDKs
☆32Updated last year
Alternatives and similar repositories for kicad-pdk-libs:
Users that are interested in kicad-pdk-libs are comparing it to the libraries listed below
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated 2 weeks ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 6 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- ☆44Updated last month
- ☆45Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable SPI core☆41Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated 3 weeks ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆19Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago