Intel's Analog Detailed Router
☆43Jul 18, 2019Updated 7 years ago
Alternatives and similar repositories for AnalogDetailedRouter
Users that are interested in AnalogDetailedRouter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 22, 2022Updated 4 years ago
- ☆403Sep 15, 2026Updated last month
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆32Apr 8, 2023Updated 3 years ago
- Machine Generated Analog IC Layout☆304Apr 24, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆41Jul 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆44Aug 28, 2026Updated 2 months ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- ☆18May 23, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- ☆11Apr 2, 2024Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- Skill language interpreter☆77Aug 24, 2020Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆149Oct 15, 2026Updated 2 weeks ago
- just checking☆26Jun 29, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆172Dec 4, 2022Updated 3 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 10 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago