Intel's Analog Detailed Router
☆40Jul 18, 2019Updated 6 years ago
Alternatives and similar repositories for AnalogDetailedRouter
Users that are interested in AnalogDetailedRouter are comparing it to the libraries listed below
Sorting:
- ☆342Jan 13, 2026Updated 2 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- Machine Generated Analog IC Layout☆274Apr 24, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- Python interface for Cadence Spectre☆25Feb 17, 2026Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆60Apr 22, 2022Updated 3 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- ☆18May 23, 2021Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- ☆24Feb 27, 2026Updated 3 weeks ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Mar 3, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆52Mar 13, 2025Updated last year
- Tapeouts done using OpenFASOC☆17Nov 3, 2025Updated 4 months ago
- just checking☆22Jun 29, 2022Updated 3 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago