Intel's Analog Detailed Router
☆40Jul 18, 2019Updated 6 years ago
Alternatives and similar repositories for AnalogDetailedRouter
Users that are interested in AnalogDetailedRouter are comparing it to the libraries listed below
Sorting:
- ☆339Jan 13, 2026Updated last month
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- SKILL / SKILL++ Syntax highlighting for vim☆11Nov 16, 2021Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- Python interface for Cadence Spectre☆22Feb 17, 2026Updated last week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆18May 23, 2021Updated 4 years ago