lakshmi-sathi / avsdpll_1v8
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆112Updated 3 years ago
Alternatives and similar repositories for avsdpll_1v8
Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆46Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆69Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆145Updated 11 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- ☆79Updated 2 years ago
- FuseSoC standard core library☆136Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆157Updated 3 years ago
- Fabric generator and CAD tools☆182Updated this week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆78Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Home of the open-source EDA course.☆38Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆103Updated 3 years ago
- ☆111Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆62Updated last month
- Playing around with Formal Verification of Verilog and VHDL☆57Updated 4 years ago
- ☆41Updated 3 years ago
- Learning to do things with the Skywater 130nm process☆78Updated 4 years ago
- SystemVerilog frontend for Yosys☆106Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- ☆39Updated 2 months ago
- Control and Status Register map generator for HDL projects☆116Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year