lakshmi-sathi / avsdpll_1v8
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆109Updated 3 years ago
Alternatives and similar repositories for avsdpll_1v8:
Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆59Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 2 years ago
- ☆78Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- ☆45Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- Learning to do things with the Skywater 130nm process☆75Updated 4 years ago
- FuseSoC standard core library☆125Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆138Updated 7 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- ☆40Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- SpinalHDL Hardware Math Library☆83Updated 6 months ago
- Fabric generator and CAD tools☆156Updated this week
- ☆36Updated 3 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆149Updated 2 years ago
- ☆39Updated 2 years ago
- SystemVerilog synthesis tool☆177Updated this week
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆109Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆65Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆99Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆141Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆40Updated this week