lakshmi-sathi / avsdpll_1v8Links
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆114Updated 4 years ago
Alternatives and similar repositories for avsdpll_1v8
Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- FuseSoC standard core library☆146Updated 2 months ago
- Fabric generator and CAD tools.☆192Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- ☆81Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SystemVerilog frontend for Yosys☆148Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- ☆42Updated 5 months ago
- ☆112Updated 2 years ago
- ☆41Updated 3 years ago
- ☆38Updated 3 years ago
- ☆48Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆79Updated last year
- An automatic clock gating utility☆50Updated 3 months ago
- Open-source FPGA research and prototyping framework.☆208Updated 11 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆64Updated 2 weeks ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- An example of analogue design using open source IC design tools☆29Updated 4 years ago