lakshmi-sathi / avsdpll_1v8Links
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆116Updated 4 years ago
Alternatives and similar repositories for avsdpll_1v8
Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- ☆83Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Fabric generator and CAD tools.☆198Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- SystemVerilog frontend for Yosys☆165Updated this week
- ☆137Updated 9 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated 3 weeks ago
- ☆43Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- An automatic clock gating utility☆50Updated 5 months ago
- ☆43Updated 7 months ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- ☆86Updated last week
- ☆23Updated last month
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆116Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- ☆49Updated 7 months ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆50Updated this week
- Prefix tree adder space exploration library☆57Updated 10 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- SpinalHDL Hardware Math Library☆91Updated last year