lakshmi-sathi / avsdpll_1v8

8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
109Updated 3 years ago

Alternatives and similar repositories for avsdpll_1v8:

Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below