lakshmi-sathi / avsdpll_1v8
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆108Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for avsdpll_1v8
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated 3 weeks ago
- ☆76Updated 2 years ago
- Learning to do things with the Skywater 130nm process☆72Updated 4 years ago
- ☆45Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- ☆39Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Prefix tree adder space exploration library☆55Updated this week
- ☆76Updated 8 months ago
- Fabric generator and CAD tools☆148Updated last week
- ☆107Updated last year
- ☆52Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆142Updated 2 years ago
- ☆36Updated last month
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆98Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- FuseSoC standard core library☆115Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆39Updated 4 months ago
- Introductory course into static timing analysis (STA).☆65Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 6 months ago