lakshmi-sathi / avsdpll_1v8Links
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.
☆117Updated 4 years ago
Alternatives and similar repositories for avsdpll_1v8
Users that are interested in avsdpll_1v8 are comparing it to the libraries listed below
Sorting:
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated this week
- ☆84Updated 3 years ago
- FuseSoC standard core library☆148Updated 5 months ago
- Fabric generator and CAD tools.☆206Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 months ago
- ☆43Updated 8 months ago
- ☆119Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- ASIC implementation flow infrastructure☆162Updated last week
- ☆38Updated 2 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆137Updated 11 months ago
- ☆43Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- SystemVerilog synthesis tool☆217Updated 8 months ago
- SystemVerilog frontend for Yosys☆168Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆87Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆38Updated 3 years ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 9 months ago