RIOSLaboratory / OpenRPDK28Links
Open source process design kit for 28nm open process
☆59Updated last year
Alternatives and similar repositories for OpenRPDK28
Users that are interested in OpenRPDK28 are comparing it to the libraries listed below
Sorting:
- ☆44Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- sram/rram/mram.. compiler☆35Updated last year
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- SRAM☆22Updated 4 years ago
- ☆32Updated 6 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆41Updated 3 years ago
- Characterizer☆28Updated last month
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Open Source PHY v2☆29Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated this week
- SKY130 SRAM macros generated by SRAM 22☆16Updated this week
- ☆37Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Introductory course into static timing analysis (STA).☆94Updated last week
- An automatic clock gating utility☆50Updated 3 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- ☆47Updated 3 months ago
- ☆33Updated 5 years ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago