RIOSLaboratory / OpenRPDK28
Open source process design kit for 28nm open process
☆45Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for OpenRPDK28
- A configurable SRAM generator☆40Updated this week
- ☆29Updated 2 months ago
- ☆39Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- sram/rram/mram.. compiler☆30Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- ☆36Updated 2 years ago
- SystemVerilog frontend for Yosys☆51Updated this week
- BAG framework☆41Updated 4 months ago
- SRAM☆20Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- ☆36Updated 7 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- An open source generator for standard cell based memories.☆12Updated 8 years ago
- Open Source PHY v2☆25Updated 6 months ago
- ☆39Updated 2 years ago
- ☆28Updated last month
- An automatic clock gating utility☆43Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Introductory course into static timing analysis (STA).☆66Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆38Updated last year
- ☆20Updated this week