RIOSLaboratory / OpenRPDK28Links
Open source process design kit for 28nm open process
☆59Updated last year
Alternatives and similar repositories for OpenRPDK28
Users that are interested in OpenRPDK28 are comparing it to the libraries listed below
Sorting:
- sram/rram/mram.. compiler☆35Updated last year
- ☆44Updated 5 years ago
- A configurable SRAM generator☆51Updated last week
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Characterizer☆24Updated last month
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆41Updated 3 years ago
- SRAM☆22Updated 4 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆31Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆44Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆31Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- ☆36Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- ☆32Updated 5 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- ☆27Updated last week
- ☆33Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆16Updated 2 years ago