RIOSLaboratory / OpenRPDK28Links
Open source process design kit for 28nm open process
☆72Updated last year
Alternatives and similar repositories for OpenRPDK28
Users that are interested in OpenRPDK28 are comparing it to the libraries listed below
Sorting:
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆166Updated last month
- sram/rram/mram.. compiler☆45Updated 2 years ago
- SRAM☆22Updated 5 years ago
- A configurable SRAM generator☆57Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- ☆44Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆65Updated last week
- ☆41Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- Open Source PHY v2☆33Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆37Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆18Updated 5 months ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- ☆33Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Updated 4 years ago
- ☆58Updated 10 months ago
- ☆20Updated 4 years ago
- ☆17Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆29Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago