RIOSLaboratory / OpenRPDK28
Open source process design kit for 28nm open process
☆42Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for OpenRPDK28
- A configurable SRAM generator☆40Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- ☆39Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- sram/rram/mram.. compiler☆28Updated last year
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year