mattvenn / caravel_user_project
Zero to ASIC group submission for MPW2
☆13Updated last year
Alternatives and similar repositories for caravel_user_project:
Users that are interested in caravel_user_project are comparing it to the libraries listed below
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- ☆36Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last month
- ☆32Updated 2 months ago
- A padring generator for ASICs☆24Updated last year
- ☆19Updated 4 years ago
- ☆12Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- ☆14Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆45Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆19Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 4 years ago
- sample VCD files☆36Updated 11 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆15Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- ☆33Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆27Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 10 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 3 weeks ago
- USB virtual model in C++ for Verilog☆28Updated 3 months ago