mattvenn / caravel_user_project
Zero to ASIC group submission for MPW2
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for caravel_user_project
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆32Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 4 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 3 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆19Updated last year
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- ☆19Updated last year
- ☆36Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆10Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- ☆11Updated 2 years ago
- ☆19Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- A padring generator for ASICs☆22Updated last year
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- sample VCD files☆36Updated 8 months ago
- ☆14Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆16Updated 2 years ago