mattvenn / caravel_user_projectLinks
Zero to ASIC group submission for MPW2
☆13Updated 5 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- ☆36Updated 9 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- ☆38Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- ☆20Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- ☆17Updated 9 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆22Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- ☆18Updated 10 months ago
- Extended and external tests for Verilator testing☆16Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆42Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆15Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week