mattvenn / caravel_user_project
Zero to ASIC group submission for MPW2
☆13Updated last year
Alternatives and similar repositories for caravel_user_project:
Users that are interested in caravel_user_project are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- ☆33Updated 3 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 2 months ago
- ☆19Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Wishbone interconnect utilities☆38Updated last week
- ☆36Updated 2 years ago
- ☆15Updated 3 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- sample VCD files☆36Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- ☆19Updated 4 years ago
- ☆12Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆18Updated 4 years ago
- GUI editor for hardware description designs☆27Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆19Updated 7 months ago