mattvenn / caravel_user_projectLinks
Zero to ASIC group submission for MPW2
☆13Updated 6 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- ☆17Updated 11 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- ☆38Updated 11 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated last year
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- Extended and external tests for Verilator testing☆16Updated last month
- ☆20Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Library of reusable VHDL components☆28Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆24Updated last month
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year