mattvenn / caravel_user_projectLinks
Zero to ASIC group submission for MPW2
☆13Updated 9 months ago
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- ☆20Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 9 months ago
- ☆17Updated last year
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- ☆38Updated 3 years ago
- Extended and external tests for Verilator testing☆17Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- ☆43Updated 3 years ago
- sample VCD files☆40Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Updated 8 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 weeks ago
- ☆26Updated 4 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week