Zero to ASIC group submission for MPW2
☆13Mar 26, 2025Updated last year
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- ☆40Nov 14, 2024Updated last year
- ☆42Feb 28, 2022Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆75Oct 4, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆32Feb 4, 2021Updated 5 years ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- ☆20Aug 30, 2019Updated 7 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 5 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆39Jul 11, 2022Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago