Zero to ASIC group submission for MPW2
☆13Mar 26, 2025Updated last year
Alternatives and similar repositories for caravel_user_project
Users that are interested in caravel_user_project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆16Oct 18, 2021Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆42Feb 28, 2022Updated 4 years ago
- ☆40Nov 14, 2024Updated last year
- ☆32Feb 4, 2021Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 5 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆75Oct 4, 2021Updated 5 years ago
- Open Analog Design Environment☆28May 19, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Aug 30, 2019Updated 7 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- SiFive HiFive1 Rev B ESP32 - WiFi connection demo☆19Dec 8, 2019Updated 6 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- Two-way background OSX sync client for Google Picasaweb☆21Jul 19, 2016Updated 10 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- Code for Quine McCluskey method of minimization of boolean expression.☆10Aug 15, 2015Updated 11 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆53Dec 18, 2025Updated 10 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- https://caravel-user-project.readthedocs.io☆245Feb 25, 2025Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 11 years ago
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- A configurable SRAM generator☆73Oct 20, 2026Updated 2 weeks ago
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- ☆18Oct 5, 2020Updated 6 years ago