sgherbst / msdslLinks
Automatic generation of real number models from analog circuits
☆43Updated last year
Alternatives and similar repositories for msdsl
Users that are interested in msdsl are comparing it to the libraries listed below
Sorting:
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆46Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆36Updated 4 years ago
- Open Source PHY v2☆29Updated last year
- ☆55Updated last year
- BAG framework☆41Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆44Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- Hardware Description Library☆82Updated 4 months ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆20Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 6 months ago
- Tools for working with circuits as graphs in python☆122Updated last year
- Interchange formats for chip design.☆31Updated 3 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated last week
- Open Analog Design Environment☆24Updated 2 years ago
- ☆33Updated 5 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- ☆83Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆42Updated 3 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago