Automatic generation of real number models from analog circuits
☆48Apr 2, 2024Updated last year
Alternatives and similar repositories for msdsl
Users that are interested in msdsl are comparing it to the libraries listed below
Sorting:
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Python package for IBIS-AMI model development and testing☆34Feb 23, 2026Updated last week
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆16May 25, 2024Updated last year
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated last year
- ☆11Apr 25, 2020Updated 5 years ago
- Verilog hardware abstraction library☆46Updated this week
- ☆20Nov 22, 2021Updated 4 years ago
- ☆162Dec 4, 2022Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆268Mar 26, 2022Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆72Feb 12, 2026Updated 2 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Dec 15, 2020Updated 5 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Library of open source PDKs☆64Feb 3, 2026Updated last month
- StatOpt Tool in Python☆16Nov 7, 2023Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆16Dec 28, 2021Updated 4 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago