sgherbst / msdslLinks
Automatic generation of real number models from analog circuits
☆40Updated last year
Alternatives and similar repositories for msdsl
Users that are interested in msdsl are comparing it to the libraries listed below
Sorting:
- A framework for FPGA emulation of mixed-signal systems☆35Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- BAG framework☆40Updated 10 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆44Updated 4 years ago
- ☆20Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆44Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Open Source PHY v2☆28Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 6 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- ☆41Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- BAG framework☆29Updated 5 months ago
- ☆54Updated last year
- KLayout technology files for Skywater SKY130☆39Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆22Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago