apertus-open-source-cinema / axiom-micro-gateware
gateware for the main fpga, including a hispi decoder and image processing
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for axiom-micro-gateware
- Verilog based simulation modell for 7 Series PLL☆12Updated 4 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆12Updated 5 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- ☆12Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆17Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- SD device emulator from ProjectVault☆14Updated 5 years ago
- ☆13Updated last year
- RISC-V processor☆28Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Project Trellis database☆12Updated last year
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆11Updated 3 years ago
- ☆17Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- nextpnr portable FPGA place and route tool☆12Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- AXI Formal Verification IP☆19Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- ☆12Updated this week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- AXI-4 RAM Tester Component☆16Updated 4 years ago