apertus-open-source-cinema / axiom-micro-gatewareLinks
gateware for the main fpga, including a hispi decoder and image processing
☆13Updated 6 years ago
Alternatives and similar repositories for axiom-micro-gateware
Users that are interested in axiom-micro-gateware are comparing it to the libraries listed below
Sorting:
- USB 1.1 Device IP Core☆21Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆13Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable JESD204B core☆42Updated last week
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- ☆15Updated 3 years ago
- ☆12Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- nextpnr portable FPGA place and route tool☆12Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 6 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆18Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆16Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆42Updated last week
- SDIO Device Verilog Core☆22Updated 6 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago