apertus-open-source-cinema / axiom-micro-gatewareLinks
gateware for the main fpga, including a hispi decoder and image processing
☆13Updated 7 years ago
Alternatives and similar repositories for axiom-micro-gateware
Users that are interested in axiom-micro-gateware are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Verilog based simulation modell for 7 Series PLL☆17Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Updated 3 years ago
- ☆13Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Small footprint and configurable JESD204B core☆45Updated last week
- ☆18Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago