apertus-open-source-cinema / axiom-micro-gateware
gateware for the main fpga, including a hispi decoder and image processing
☆12Updated 6 years ago
Alternatives and similar repositories for axiom-micro-gateware:
Users that are interested in axiom-micro-gateware are comparing it to the libraries listed below
- Verilog based simulation modell for 7 Series PLL☆12Updated 4 years ago
- SD device emulator from ProjectVault☆16Updated 5 years ago
- ☆12Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- ☆18Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆18Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 11 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- PicoRV☆44Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Small footprint and configurable JESD204B core☆42Updated this week
- A configurable USB 2.0 device core☆31Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆16Updated 7 years ago
- nextpnr portable FPGA place and route tool☆12Updated 4 years ago