An Open Source Link Protocol and Controller
☆28Aug 1, 2021Updated 4 years ago
Alternatives and similar repositories for S-Link
Users that are interested in S-Link are comparing it to the libraries listed below
Sorting:
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆124Jul 22, 2021Updated 4 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 7 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- General Purpose AXI Direct Memory Access☆63May 12, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆40Mar 9, 2026Updated last week
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆35Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆147Mar 19, 2018Updated 8 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- ☆20May 13, 2025Updated 10 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆270Mar 26, 2022Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Mar 15, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month