Fully Open Source FASOC generators built on top of open-source EDA tools
☆315Oct 22, 2025Updated 4 months ago
Alternatives and similar repositories for OpenFASOC
Users that are interested in OpenFASOC are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- ☆87Jan 15, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Feb 25, 2026Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆208Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆334Dec 2, 2025Updated 3 months ago
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- ☆339Jan 13, 2026Updated last month
- ☆122May 11, 2023Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆469May 31, 2023Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 4 months ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- BAG framework☆42Jul 24, 2024Updated last year
- ☆162Dec 4, 2022Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆177Aug 8, 2025Updated 6 months ago
- Magic VLSI Layout Tool☆620Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 3 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆384Feb 26, 2025Updated last year
- ☆87Nov 7, 2022Updated 3 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆182Oct 6, 2025Updated 4 months ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- ☆380Apr 13, 2023Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- skywater 130nm pdk☆44Feb 21, 2026Updated last week