idea-fasoc / OpenFASOCLinks
Fully Open Source FASOC generators built on top of open-source EDA tools
☆280Updated 2 weeks ago
Alternatives and similar repositories for OpenFASOC
Users that are interested in OpenFASOC are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆156Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- ☆146Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆111Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- Fabric generator and CAD tools.☆185Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- ☆299Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆117Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- ☆323Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆83Updated 9 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆159Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆399Updated 2 years ago
- ☆78Updated 2 years ago
- ☆166Updated 2 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year