Lichee-Pi / Tang_E203_Mini
LicheeTang 蜂鸟E203 Core
☆194Updated 5 years ago
Alternatives and similar repositories for Tang_E203_Mini:
Users that are interested in Tang_E203_Mini are comparing it to the libraries listed below
- OpenSource HummingBird RISC-V Software Development Kit☆154Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- OpenXuantie - OpenE902 Core☆143Updated 9 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆171Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- OpenXuantie - OpenE906 Core☆138Updated 9 months ago
- OpenXuantie - OpenC906 Core☆349Updated 9 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 10 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆124Updated 4 years ago
- Verilog implementation of a RISC-V core☆114Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆212Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- LicheeTang FPGA Examples☆121Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- Labs to learn SpinalHDL☆146Updated 9 months ago
- riscv资料、论文等☆143Updated 6 years ago
- Various HDL (Verilog) IP Cores☆776Updated 3 years ago
- Nuclei RISC-V Software Development Kit☆135Updated last week
- Support for Rocket Chip on Zynq FPGAs☆407Updated 6 years ago
- RISC-V CPU Core☆321Updated 10 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆386Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆324Updated 11 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 8051 core☆103Updated 10 years ago
- Verilog UART☆161Updated 11 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆313Updated 4 months ago