Lichee-Pi / Tang_E203_MiniLinks
LicheeTang 蜂鸟E203 Core
☆197Updated 6 years ago
Alternatives and similar repositories for Tang_E203_Mini
Users that are interested in Tang_E203_Mini are comparing it to the libraries listed below
Sorting:
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- OpenXuantie - OpenC906 Core☆362Updated last year
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- 8051 core☆106Updated 11 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- riscv资料、论文等☆143Updated 6 years ago
- LicheeTang FPGA Examples☆122Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 5 years ago
- Nuclei RISC-V Software Development Kit☆148Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆401Updated last month
- ☆143Updated 4 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆124Updated 2 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- ☆64Updated 7 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Verilog UART☆178Updated 12 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- OpenRISC 1200 implementation☆172Updated 9 years ago