Lichee-Pi / Tang_E203_MiniLinks
LicheeTang 蜂鸟E203 Core
☆199Updated 6 years ago
Alternatives and similar repositories for Tang_E203_Mini
Users that are interested in Tang_E203_Mini are comparing it to the libraries listed below
Sorting:
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆114Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Updated 6 years ago
- OpenXuantie - OpenE906 Core☆152Updated last year
- OpenXuantie - OpenE902 Core☆172Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆170Updated 2 years ago
- 8051 core☆112Updated 11 years ago
- LicheeTang FPGA Examples☆124Updated 6 years ago
- OpenXuantie - OpenC906 Core☆387Updated last year
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆285Updated 5 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆424Updated 4 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆150Updated last year
- Verilog implementation of a RISC-V core☆134Updated 7 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Updated 5 years ago
- Nuclei RISC-V Software Development Kit☆156Updated this week
- riscv资料、论文等☆144Updated 7 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆73Updated 3 years ago
- DEPRECATED: Please update to risc-none-elf-gcc-xpack☆125Updated 3 years ago
- A port of FreeRTOS for the RISC-V ISA☆79Updated 6 years ago
- ☆64Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- ☆145Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Fork of OpenOCD that has RISC-V support☆507Updated 3 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago