Lichee-Pi / Tang_E203_Mini
LicheeTang 蜂鸟E203 Core
☆188Updated 5 years ago
Alternatives and similar repositories for Tang_E203_Mini:
Users that are interested in Tang_E203_Mini are comparing it to the libraries listed below
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 3 years ago
- OpenXuantie - OpenE902 Core☆137Updated 6 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆150Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- OpenXuantie - OpenE906 Core☆137Updated 6 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆166Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- LicheeTang FPGA Examples☆120Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- OpenXuantie - OpenC906 Core☆333Updated 6 months ago
- 8051 core☆100Updated 10 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆121Updated 4 years ago
- iCESugar FPGA Board (base on iCE40UP5k)☆369Updated 2 months ago
- riscv资料、论文等☆141Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆401Updated 5 years ago
- Verilog implementation of a RISC-V core☆107Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆387Updated 3 years ago
- Labs to learn SpinalHDL☆146Updated 6 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆221Updated 2 years ago
- Verilog UART☆433Updated last year
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆335Updated 7 years ago
- ☆62Updated this week
- Cortex M0 based SoC☆70Updated 3 years ago
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- ☆139Updated 4 years ago