cnrv / homeLinks
为推广RISC-V尽些薄力
☆311Updated 2 years ago
Alternatives and similar repositories for home
Users that are interested in home are comparing it to the libraries listed below
Sorting:
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago
- riscv资料、论文等☆143Updated 6 years ago
- Documentation for XiangShan☆418Updated this week
- ☆122Updated 3 years ago
- ☆169Updated 4 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- A translation project of the RISC-V reader☆175Updated last year
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- The RISC-V software tools list, as seen on riscv.org☆468Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆584Updated 11 months ago
- chisel tutorial exercises and answers☆736Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 5 months ago
- educational microarchitectures for risc-v isa☆716Updated 4 months ago
- ☆142Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆765Updated last week
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- LicheeTang 蜂鸟E203 Core☆196Updated 6 years ago
- RISC-V SystemC-TLM simulator☆311Updated 6 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆369Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆740Updated 10 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated this week
- Run rocket-chip on FPGA☆68Updated 8 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 8 years ago
- RISC-V Cores, SoC platforms and SoCs☆893Updated 4 years ago