cnrv / home
为推广RISC-V尽些薄力
☆306Updated last year
Related projects ⓘ
Alternatives and complementary repositories for home
- Documentation for XiangShan☆352Updated this week
- 关于RISC-V你所需要知道的一切☆543Updated last year
- ☆115Updated 2 years ago
- ☆164Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆627Updated this week
- riscv资料、论文等☆140Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆110Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆545Updated 3 months ago
- Comment on the rocket-chip source code☆168Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆142Updated 11 months ago
- The Ultra-Low Power RISC-V Core☆1,268Updated last month
- ☆141Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆394Updated 5 years ago
- chisel tutorial exercises and answers☆694Updated 2 years ago
- A translation project of the RISC-V reader☆175Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆124Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- educational microarchitectures for risc-v isa☆687Updated 2 months ago
- LicheeTang 蜂鸟E203 Core☆185Updated 5 years ago
- The Ultra-Low Power RISC Core☆47Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆370Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- ☆361Updated last year
- 中文版 Parallel Programming for FPGAs☆703Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,017Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆959Updated 3 months ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Updated 7 years ago
- ☆236Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆976Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆221Updated last month