cnrv / homeLinks
为推广RISC-V尽些薄力
☆311Updated 2 years ago
Alternatives and similar repositories for home
Users that are interested in home are comparing it to the libraries listed below
Sorting:
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- ☆122Updated 2 years ago
- Documentation for XiangShan☆417Updated last week
- ☆169Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- riscv资料、论文等☆143Updated 6 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- A translation project of the RISC-V reader☆175Updated last year
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- chisel tutorial exercises and answers☆730Updated 3 years ago
- The RISC-V software tools list, as seen on riscv.org☆466Updated 4 years ago
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- ☆567Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- Digital Design with Chisel☆842Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆158Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- LicheeTang 蜂鸟E203 Core☆195Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- The Ultra-Low Power RISC-V Core☆1,524Updated 8 months ago
- ☆141Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- RISC-V SystemC-TLM simulator☆311Updated 6 months ago
- ☆369Updated 2 years ago