为推广RISC-V尽些薄力
☆312Jun 22, 2023Updated 2 years ago
Alternatives and similar repositories for home
Users that are interested in home are comparing it to the libraries listed below
Sorting:
- 关于RISC-V你所需要知道的一切☆560Apr 1, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Mar 4, 2017Updated 9 years ago
- riscv资料、论文等☆144Oct 24, 2018Updated 7 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Sep 3, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 4 years ago
- StarFive OpenEmbedded Layer☆16Mar 13, 2025Updated 11 months ago
- A translation project of the RISC-V reader☆173Jan 2, 2024Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 25, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- OpenTitan: Open source silicon root of trust☆3,175Updated this week
- ☆65Jul 25, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Verilog极简教程☆36Apr 7, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- ☆67May 14, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- ☆22Nov 27, 2021Updated 4 years ago
- ☆10Sep 1, 2020Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year