m-labs / lm32Links
LatticeMico32 soft processor
☆106Updated 10 years ago
Alternatives and similar repositories for lm32
Users that are interested in lm32 are comparing it to the libraries listed below
Sorting:
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- CMod-S6 SoC☆42Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 2 months ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- A FPGA core for a simple SDRAM controller.☆120Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- ☆64Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago