m-labs / lm32Links
LatticeMico32 soft processor
☆107Updated 10 years ago
Alternatives and similar repositories for lm32
Users that are interested in lm32 are comparing it to the libraries listed below
Sorting:
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 5 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆64Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Wishbone controlled I2C controllers☆53Updated 10 months ago
- OpenFPGA☆34Updated 7 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago