LatticeMico32 soft processor
☆106Oct 10, 2014Updated 11 years ago
Alternatives and similar repositories for lm32
Users that are interested in lm32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Galaksija computer for FPGA☆16Jul 6, 2025Updated 8 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- VHDL related news.☆27Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆158Feb 18, 2014Updated 12 years ago
- ☆115Mar 24, 2025Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Mar 31, 2018Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆578Aug 21, 2025Updated 7 months ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆202Feb 25, 2026Updated last month
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- An implementation of DisplayPort protocol for FPGAs☆306May 19, 2016Updated 9 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆46Dec 4, 2024Updated last year
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 weeks ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago