SoftCPU/SoC engine-V
☆56Apr 28, 2026Updated 6 months ago
Alternatives and similar repositories for engine-V
Users that are interested in engine-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆66Dec 16, 2018Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆87Oct 11, 2019Updated 7 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- RTLMeter benchmark suite☆34Updated this week
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70May 30, 2022Updated 4 years ago
- RISC-V HS-mode hypervisor extension tests☆11Nov 15, 2022Updated 3 years ago
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- ☆27Sep 3, 2020Updated 6 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆384Oct 19, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆18Jun 9, 2021Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆30Feb 15, 2022Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆35Nov 3, 2019Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Small micro-coded RISC-V softcore☆16Nov 27, 2018Updated 7 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago