micro-FPGA / engine-VLinks
SoftCPU/SoC engine-V
☆55Updated 7 months ago
Alternatives and similar repositories for engine-V
Users that are interested in engine-V are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- ☆63Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Naive Educational RISC V processor☆90Updated last week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A RISC-V processor☆15Updated 6 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year