micro-FPGA / engine-VLinks
SoftCPU/SoC engine-V
☆54Updated 6 months ago
Alternatives and similar repositories for engine-V
Users that are interested in engine-V are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ☆64Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago
- Yet Another RISC-V Implementation☆97Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- ☆26Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- ☆33Updated 2 years ago