Small Processing Unit 32: A compact RV32I CPU written in Verilog
☆71May 30, 2022Updated 3 years ago
Alternatives and similar repositories for spu32
Users that are interested in spu32 are comparing it to the libraries listed below
Sorting:
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- SoftCPU/SoC engine-V☆56Mar 19, 2025Updated 11 months ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- ☆32Apr 7, 2014Updated 11 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- It's a CP/M 2.2 Emulator for Win32/64 and Linux☆11May 11, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- 68Kemu is a CPU emulator for Atari TOS/MiNT operating systems. It allows running standard 68000 software using an emulated 68000 CPU, whi…☆14Apr 9, 2016Updated 9 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Aug 19, 2024Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- This implementation of file system is developed by ELM Chan☆16Oct 23, 2025Updated 4 months ago
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- UPduino☆28Mar 30, 2020Updated 5 years ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- littlefs wrapped in javascript... for some reason...☆42Jan 23, 2018Updated 8 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago