Small Processing Unit 32: A compact RV32I CPU written in Verilog
☆70May 30, 2022Updated 4 years ago
Alternatives and similar repositories for spu32
Users that are interested in spu32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 6 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 6 months ago
- How to use the TinyFPGA BX as a game console☆15Nov 12, 2018Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆128Oct 13, 2020Updated 6 years ago
- RISC-V toy operating system developed on live stream☆16Aug 10, 2021Updated 5 years ago
- Client for JTAG programmer for AVR microcontrollers☆16Feb 20, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆64Oct 10, 2023Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- ☆44May 3, 2026Updated 6 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- A PIC16F145x based PIC16F145x USB programmer.☆11Jul 19, 2019Updated 7 years ago
- Basic RISC-V CPU implementation in VHDL.☆180Sep 13, 2020Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆95Jul 3, 2019Updated 7 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- A simple script to build open-source FPGA tools.☆55Oct 25, 2022Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Fluid dynamics for Lovebyte 2022 in 512 bytes☆10Feb 12, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 11 months ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆152Sep 22, 2025Updated last year
- ☆10Nov 6, 2018Updated 8 years ago
- Lattice iCE40: development platform for PlatformIO☆41May 31, 2023Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆66Dec 16, 2018Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago