Small Processing Unit 32: A compact RV32I CPU written in Verilog
☆71May 30, 2022Updated 3 years ago
Alternatives and similar repositories for spu32
Users that are interested in spu32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- SoftCPU/SoC engine-V☆56Mar 19, 2025Updated last year
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- RISC-V toy operating system developed on live stream☆16Aug 10, 2021Updated 4 years ago
- How to use the TinyFPGA BX as a game console☆15Nov 12, 2018Updated 7 years ago
- Single-header MIDI Synthesizer☆12Mar 4, 2025Updated last year
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- ☆64Dec 16, 2018Updated 7 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 4 months ago
- ☆41Mar 15, 2026Updated 2 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Lattice iCE40: development platform for PlatformIO☆40May 31, 2023Updated 2 years ago
- ☆63Oct 10, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆10Nov 6, 2018Updated 7 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 11 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- A simple, basic, formally verified UART controller☆329Jan 29, 2024Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- RISC-V CPU Core☆419Jun 24, 2025Updated 9 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆93Jul 3, 2019Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago