YosysHQ / nervLinks
Naive Educational RISC V processor
☆87Updated last month
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated 2 weeks ago
- CoreScore☆162Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- FuseSoC standard core library☆147Updated 3 months ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V Nox core☆68Updated last month
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- A pipelined RISC-V processor☆57Updated last year
- ☆79Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆86Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆151Updated 3 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- RISC-V Formal Verification Framework☆145Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 3 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year