Naive Educational RISC V processor
☆96Oct 12, 2025Updated 9 months ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆205Jul 15, 2026Updated last week
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 5 months ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,278Jun 27, 2024Updated 2 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆59Updated this week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Jul 9, 2026Updated 2 weeks ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jul 14, 2026Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆128Nov 10, 2025Updated 8 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- User-space C driver for Joulescope™ products☆16Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆57Jun 2, 2026Updated last month
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆130Aug 28, 2019Updated 6 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- nextpnr portable FPGA place and route tool☆1,712Updated this week
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,834Jul 10, 2026Updated 2 weeks ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆127Oct 13, 2020Updated 5 years ago
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 5 years ago