Naive Educational RISC V processor
☆103Oct 12, 2025Updated last year
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆223Jul 15, 2026Updated 3 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 9 months ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Equivalence checking with Yosys☆67Updated this week
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Updated this week
- ☆14May 7, 2026Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- ☆25Oct 24, 2022Updated 4 years ago
- ☆12Oct 4, 2025Updated last year
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆58Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- VeeR EL2 Core☆349Updated this week
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- 3-stage RV32IMACZb* processor with debug☆1,130Aug 29, 2026Updated 2 months ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,747Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- User-space C driver for Joulescope™ products☆15Updated this week