YosysHQ / nervView external linksLinks
Naive Educational RISC V processor
☆94Oct 12, 2025Updated 4 months ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated 3 weeks ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- ☆24Oct 24, 2022Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Nov 7, 2024Updated last year
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Nov 10, 2025Updated 3 months ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- SystemVerilog frontend for Yosys☆198Feb 8, 2026Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- Lipsi: Probably the Smallest Processor in the World☆89Apr 15, 2024Updated last year
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Universal utility for programming FPGA☆1,546Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- Compact FPGA game console☆165Nov 14, 2023Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆911Mar 26, 2021Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Picorv32 SoC on the TinyFPGA BX, for games etc.☆12Sep 22, 2018Updated 7 years ago
- ☆20Feb 27, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- An implementation of the Xerox IFS protocol suite☆12Oct 3, 2023Updated 2 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago