YosysHQ / nervLinks
Naive Educational RISC V processor
☆94Updated 3 months ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Updated last month
- FuseSoC standard core library☆151Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- CoreScore☆171Updated 2 months ago
- ☆88Updated 3 months ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 8 months ago
- PicoRV☆43Updated 5 years ago
- RISC-V Nox core☆71Updated 5 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆90Updated last week
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- Yet Another RISC-V Implementation☆99Updated last year
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆146Updated 2 years ago