YosysHQ / nervLinks
Naive Educational RISC V processor
☆90Updated 2 weeks ago
Alternatives and similar repositories for nerv
Users that are interested in nerv are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- CoreScore☆164Updated 2 months ago
- FuseSoC standard core library☆147Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- ☆85Updated 2 weeks ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Raptor end-to-end FPGA Compiler and GUI☆87Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 5 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago