☆35Mar 8, 2023Updated 2 years ago
Alternatives and similar repositories for pulp-dsp
Users that are interested in pulp-dsp are comparing it to the libraries listed below
Sorting:
- ☆90Oct 18, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆64Jul 14, 2021Updated 4 years ago
- ☆16Jul 10, 2025Updated 7 months ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 2 weeks ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Nov 19, 2025Updated 3 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆17Dec 19, 2025Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- OpenHW Group is a global, not-for-profit organization where hardware and software designers collaborate on open-source cores, IP, tools, …☆19Updated this week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago