pulp-platform / pulp-dsp
☆33Updated 2 years ago
Alternatives and similar repositories for pulp-dsp:
Users that are interested in pulp-dsp are comparing it to the libraries listed below
- Neural Engine, 16 input channels☆13Updated 2 years ago
- ☆31Updated this week
- Pulp virtual platform☆23Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆21Updated this week
- Reconfigurable Binary Engine☆16Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆47Updated this week
- Algorithmic C Math Library☆59Updated 2 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 2 months ago
- Simple single-port AXI memory interface☆38Updated 9 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- The multi-core cluster of a PULP system.☆80Updated this week
- Open-Source HLS Examples for Microchip FPGAs☆43Updated 3 months ago
- ☆53Updated 4 years ago
- ☆81Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Network on Chip for MPSoC☆26Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- ☆24Updated 3 years ago
- ☆78Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Tutorials on HLS Design☆51Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago