☆36Mar 8, 2023Updated 3 years ago
Alternatives and similar repositories for pulp-dsp
Users that are interested in pulp-dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆97Oct 18, 2023Updated 2 years ago
- ☆17Mar 21, 2026Updated 4 months ago
- ☆27Jun 12, 2022Updated 4 years ago
- ☆127Apr 20, 2026Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- ☆13May 10, 2018Updated 8 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆108Aug 19, 2025Updated 11 months ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- SDK for Greenwaves Technologies' GAP8 IoT Application Processor☆153May 31, 2024Updated 2 years ago
- Neural Engine, 16 input channels☆19Oct 31, 2022Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Jul 27, 2026Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Aug 28, 2019Updated 6 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆26Jul 19, 2024Updated 2 years ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- CMSIS DSP Library for PULPino microcontroller☆24Aug 16, 2018Updated 7 years ago
- Fast and Efficient Deep Learning Library in C☆18Jun 3, 2022Updated 4 years ago
- Fyber Labs Flex Modules☆35Aug 8, 2017Updated 9 years ago
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago