pulp-platform / pulp-dspLinks
☆33Updated 2 years ago
Alternatives and similar repositories for pulp-dsp
Users that are interested in pulp-dsp are comparing it to the libraries listed below
Sorting:
- Neural Engine, 16 input channels☆13Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆25Updated 3 years ago
- Pulp virtual platform☆23Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆29Updated last month
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- ☆81Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- ☆86Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago