Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
☆77May 15, 2023Updated 2 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆192Updated this week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- RISC-V CPU Core☆417Jun 24, 2025Updated 8 months ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆227Aug 25, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last month
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 5 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 8 months ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆22Jun 29, 2016Updated 9 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- Amoeba by Excess☆18Jun 7, 2022Updated 3 years ago
- ☆11Nov 19, 2019Updated 6 years ago
- ☆11Nov 19, 2019Updated 6 years ago
- 1k by ferris and decypher☆11Jul 22, 2020Updated 5 years ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Ninjadev's new school demo "Construct" for Solskogen 2019☆13Jul 14, 2019Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 9 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆185May 8, 2025Updated 10 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated 3 weeks ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆16Jan 31, 2019Updated 7 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- "Terrarium" by Fizzer☆22Aug 22, 2020Updated 5 years ago