SonalPinto / kronosLinks
Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
☆75Updated 2 years ago
Alternatives and similar repositories for kronos
Users that are interested in kronos are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- RISC-V Nox core☆68Updated last month
- Naive Educational RISC V processor☆87Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆47Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ☆107Updated last week
- Demo SoC for SiliconCompiler.☆60Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- FuseSoC standard core library☆147Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 3 months ago
- RISC-V System on Chip Template☆159Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago