ZipCPU / wbhyperramLinks
A cross platform, formally verified, open source, hyperRAM controller with simulator
☆12Updated 6 years ago
Alternatives and similar repositories for wbhyperram
Users that are interested in wbhyperram are comparing it to the libraries listed below
Sorting:
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Yosys Plugins☆22Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- OpenFPGA☆33Updated 7 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago