A cross platform, formally verified, open source, hyperRAM controller with simulator
☆14Feb 22, 2019Updated 7 years ago
Alternatives and similar repositories for wbhyperram
Users that are interested in wbhyperram are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Tiny routine to blit inline bitmap fonts from SDL, a tool to create such fonts and a small collection of those.☆20Sep 13, 2014Updated 11 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 10 months ago
- MicroPython port to litex FPGA platforms☆41Apr 7, 2020Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated 8 months ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29May 26, 2019Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆35Oct 15, 2018Updated 7 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 5 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- List all controllers in a Codeigniter App☆16Jan 26, 2018Updated 8 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- My repositories for Icestudio.☆13Jul 14, 2025Updated 7 months ago
- Donkey Kong Junior arcade clone for MiSTer.☆10Jun 6, 2020Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Topology library for Coq☆12Dec 24, 2015Updated 10 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago