PulseRain / Rattlesnake
PulseRain Rattlesnake - RISCV RV32IMC Soft CPU
☆34Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Rattlesnake
- turbo 8051☆28Updated 7 years ago
- ☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆123Updated 5 years ago
- ☆63Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- ☆74Updated 10 months ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆114Updated 4 years ago
- ☆39Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- I2C controller core☆33Updated last year
- SoftCPU/SoC engine-V☆54Updated last year
- A port of FreeRTOS for the RISC-V ISA☆75Updated 5 years ago
- ☆42Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- ☆47Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- FreeRTOS for RISC-V☆25Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆60Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago