AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆81Updated 6 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆99Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Updated 7 years ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆95Updated 3 years ago
- Mathematical Functions in Verilog☆96Updated 4 years ago
- Basic RISC-V Test SoC☆163Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆80Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆106Updated 7 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆108Updated 4 years ago
- FuseSoC standard core library☆151Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- A Tiny Processor Core☆114Updated 6 months ago
- RISC-V System on Chip Template☆160Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆282Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Labs to learn SpinalHDL☆151Updated last year