AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆81Updated 5 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- FuseSoC standard core library☆139Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆86Updated 2 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆122Updated 2 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- RISC-V CPU Core☆327Updated 11 months ago
- open-source SDKs for the SCR1 core☆74Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago