AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆80Updated 6 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Another tiny RISC-V implementation☆59Updated 4 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- ☆245Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Labs to learn SpinalHDL☆149Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago