AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆80Updated 6 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Verilog implementation of a RISC-V core☆128Updated 7 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆156Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated this week
- FuseSoC standard core library☆148Updated 5 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆91Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Basic RISC-V Test SoC☆158Updated 6 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Labs to learn SpinalHDL☆149Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆122Updated 4 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- ☆247Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago