AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆81Updated 5 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Basic RISC-V Test SoC☆137Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- I2C controller core☆47Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 5 years ago
- Labs to learn SpinalHDL☆149Updated last year
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- ☆239Updated 2 years ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆111Updated this week