Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆87Oct 11, 2019Updated 7 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 8, 2019Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 6 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- ☆33Jul 28, 2020Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- ☆18Dec 13, 2022Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆20Jul 29, 2015Updated 11 years ago
- A standalone, FP4-quantized General Matrix Multiply (GEMM) core, from RTL through synthesis and full place-and-route in the OpenLane 2 fl…☆11May 22, 2026Updated 5 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆299Jul 28, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated 2 weeks ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Oct 23, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Oct 19, 2026Updated last week
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago