AleksandarKostovic / Riscy-SoCLinks
Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog
☆81Updated 5 years ago
Alternatives and similar repositories for Riscy-SoC
Users that are interested in Riscy-SoC are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆97Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- I2C controller core☆46Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- Verilog wishbone components☆118Updated last year
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year