Featherweight RISC-V implementation
☆53Jan 17, 2022Updated 4 years ago
Alternatives and similar repositories for fwrisc
Users that are interested in fwrisc are comparing it to the libraries listed below
Sorting:
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- ☆77Feb 12, 2026Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- SystemVerilog file list pruner☆16Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- PCB design for the initial prototype of OBC hardware, to interface with LaunchPad.☆10Sep 19, 2018Updated 7 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Add support for debugging JITed code to ORC JIT from LLVM Kaleidoscope example☆13Jun 14, 2017Updated 8 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- ☆23Oct 26, 2015Updated 10 years ago