☆14Oct 19, 2019Updated 7 years ago
Alternatives and similar repositories for SparkRoad-FPGA
Users that are interested in SparkRoad-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆65Jan 16, 2025Updated last year
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- CODE: Arduino-ized code to talk to and configure the Macroblock MBI5030 PWM LED driver.☆17Aug 19, 2015Updated 11 years ago
- Utility for flashing JMicron JMS578 (and probably others) SATA bridges☆36May 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- USB-Blaster instance on CH55x MCU.☆60Jul 8, 2019Updated 7 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆16Jul 9, 2020Updated 6 years ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated 4 months ago
- Minimal uart for small iCE40 Lattice FPGAs. 8N1. 32 or 34 logicCells☆10Jul 20, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆79Sep 27, 2019Updated 7 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Mar 4, 2017Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆34Sep 7, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Add ser2net service to OpenWrt LuCI.☆15Dec 31, 2013Updated 12 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆45Feb 15, 2019Updated 7 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Top level of PulseRain M10 RTL design☆16Mar 20, 2018Updated 8 years ago
- 在 Flarum 论坛中嵌入 Bilibili 视频☆11Apr 24, 2016Updated 10 years ago
- lightweight CMSIS-DAP implementation☆19Jan 1, 2020Updated 6 years ago
- lua-based text editor☆10Oct 6, 2022Updated 4 years ago
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- A CH551 based POV magic bar ;)☆15Dec 16, 2018Updated 7 years ago
- A controller for miniature stepper motors☆13Aug 13, 2025Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Aug 28, 2019Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Arduino library for the Seiko Epson RX8025T RTC.☆16Mar 14, 2026Updated 7 months ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Using taichi build something fun.☆13Nov 9, 2021Updated 4 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- ☆11Jul 30, 2020Updated 6 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆95Oct 14, 2020Updated 6 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- ☆14Jul 12, 2016Updated 10 years ago
- Inofficial KiCad 5 schematic for Terasic's USB-Blaster (JTAG debugger) for Altera CPLDs and FPGAs☆11Feb 27, 2025Updated last year