tej-chavan / Design-and-Verification-of-DDR3-Memory-ControllerLinks
The memory model was leveraged from micron.
☆22Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-Memory-Controller
Users that are interested in Design-and-Verification-of-DDR3-Memory-Controller are comparing it to the libraries listed below
Sorting:
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆34Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆20Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆19Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆20Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆12Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago