The memory model was leveraged from micron.
☆31Mar 24, 2018Updated 8 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-Memory-Controller
Users that are interested in Design-and-Verification-of-DDR3-Memory-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- ☆30May 11, 2021Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆96Feb 28, 2018Updated 8 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆15Nov 4, 2022Updated 3 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆25Dec 9, 2015Updated 10 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DDR2 memory controller written in Verilog☆84Feb 28, 2012Updated 14 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 11 years ago
- ☆82Feb 4, 2021Updated 5 years ago
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆115Jul 2, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Feb 1, 2025Updated last year
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated last year
- ☆45Jul 20, 2023Updated 3 years ago
- Testbenches for HDL projects☆23Jul 10, 2026Updated 2 weeks ago
- Verilog implementation of MC68851 Memory Management Unit☆14Feb 26, 2018Updated 8 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A simulator integrates ChampSim and Ramulator.☆23Jul 20, 2026Updated last week
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Core ML Demos is an experimental Core ML app. It visualizes the inference results of ML models and can be used to benchmark ML models and…☆12Jan 8, 2026Updated 6 months ago
- Generic FIFO implementation with optional FWFT☆63May 27, 2020Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆19Aug 3, 2021Updated 4 years ago