tej-chavan / Design-and-Verification-of-DDR3-Memory-ControllerLinks
The memory model was leveraged from micron.
☆24Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-Memory-Controller
Users that are interested in Design-and-Verification-of-DDR3-Memory-Controller are comparing it to the libraries listed below
Sorting:
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆14Updated 2 years ago
- ☆37Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- AXI Interconnect☆53Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last month
- ☆64Updated 3 years ago
- ☆21Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- ☆26Updated 4 years ago
- ☆67Updated 4 years ago