tej-chavan / Design-and-Verification-of-DDR3-Memory-Controller
The memory model was leveraged from micron.
☆22Updated 6 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-Memory-Controller:
Users that are interested in Design-and-Verification-of-DDR3-Memory-Controller are comparing it to the libraries listed below
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆43Updated 11 months ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- SoC Based on ARM Cortex-M3☆27Updated last month
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆29Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- ☆16Updated 2 years ago
- Maven Silicon Project☆17Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- ☆29Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆11Updated last year
- SystemVerilog UVM testbench example☆30Updated 9 months ago
- Verification IP for APB protocol☆26Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated 11 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- CORE-V MCU UVM Environment and Test Bench☆18Updated 7 months ago