tej-chavan / Design-and-Verification-of-DDR3-Memory-Controller
The memory model was leveraged from micron.
☆22Updated 7 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-Memory-Controller:
Users that are interested in Design-and-Verification-of-DDR3-Memory-Controller are comparing it to the libraries listed below
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- ☆31Updated 5 years ago
- ☆19Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆49Updated last year
- SoC Based on ARM Cortex-M3☆28Updated last week
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆19Updated last month
- To design test bench of the APB protocol☆17Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Maven Silicon Project☆17Updated 6 years ago
- ☆21Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆17Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago